If you are having trouble reading this newsletter, please click here.
Cadence India eNewsletter
Cadence India eNewsletter
Services
  Trainings & Workshops
More Information»
 
  Virtuoso Custom IC Platform
Analog Modeling With Verilog-A
6 June – 8 June
Bangalore, India

Virtuoso AMS Designer
13 June-15 June
Bangalore, India

SKILL Language Programming
4 July – 7 July
Bangalore, India

Virtuoso Connectivity-Driven Layout
11 July – 11 July
Bangalore, India

Virtuoso Ultrasim Full-Chip Simulator
18 July – 20 July
Bangalore, India
 
  Encounter Digital Implementation Platform
Floor Planning, Physical Synthesis, Place And Route (FLAT)
6 June-8 June
Bangalore, India

Signoff Timing & SI Analysis With Encounter Timing System
27 June-28 June
Bangalore, India

Encounter RTL Compiler
13 June-14 June
Bangalore, India

Signoff Timing & Si Analysis With Encounter Timing System
27 – 28 June
Bangalore, India
 
  Incisive Verification Platform
Specman Elite Advanced Verification
30 May- 1 June 2011
Bangalore, India

System Verilog Advanced Verification Using UVM
20 June-23 June
Bangalore, India

Incisive Enterprise Simulator
12 July – 13 July
Bangalore, India
 
  Allegro PCB Design Platform
Allegro AMS Simulator / PSPICE
1 June-2 June
Bangalore, India

Allegro Design Entry HDL-Foundations
30 June-30 June
Bangalore, India

 
May 2011 
Virtuoso
Custom IC Platform
news
Encounter
Digital Implementation
Platform news
Incisive
Verification
Platform
news
Allegro
PCB Design
Platform
news

Cadence Technology on Tour

 
  Virtuoso Custom IC Platform news
Virtuoso Analog Design Environment XL – Embrace the Productivity
In my last blog, Virtuoso IC 5.1.41 was Good but Virtuoso IC6.1 is Better, I wrote about the improvements in Open Access, SKILL and Virtuoso Schematic Editor in Virtuoso IC 6.1. In this blog, I am going to focus on Virtuoso Analog Design Environment...
More»

Thing You Didn't Know About Virtuoso: Redux
After a long break, I'm going to try to venture back into the blogosphere, starting off nice and easy--by cheating. You see, Virtuoso IC 6.1.5 came out at the end of January, and one of the changes made to the Schematic Editor is that many of the handy dockable assistants featured in IC 6.1 are now available at the basic L tier of software...
More»
.
  Encounter Digital Implementation Platform news
Cadence and TSMC Collaborate to Deliver DFM Services for TSMC Advanced Processes
Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced it has collaborated with TSMC to deliver their customers DFM expertise and technology in a service model. In an effort to reduce risk and enable the fastest path to Silicon Realization...
More»
.
Five-Minute Tutorial: Setting Up Clock Routing Rules
Today's topic is how to set up your clock routing rules in Encounter. This is best done in the .ctstch file, so that your clocks are routed the way you want from the CTS stage. ...
More»
.
How to Control Power Switch Rush Current
While there are multiple techniques for reducing power consumption, shutting off power domains is the main method used to reduce leakage power consumption. In power shut-off designs, there are multiple aspects designers need to take care of...
More»
.
  Incisive Verification Platform news
Cadence Announces Breakthrough in System Development to Meet Demands of ‘App-driven’ Electronics
Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced a breakthrough in electronic design with a new suite of products that promises to cut system integration time by up to half...
More»
.
System Development Suite - Connecting Software to Hardware Design and Verification
I've been at CDNLive! EMEA watching demos of the newly announced System Development suite, and it's mindblowing. I'm seeing good old ncsim running Android interactively on the Virtual System Platform...
More»
.
3. Yes We Can...Do FPGA-Based Prototoyping
As part of this week's System Development Suite announcement, Cadence introduced two new platforms, the Virtual System Platform and the Rapid Prototyping Platform...
More»
.
  Allegro PCB Design Platform news
Cadence to Unveil OrCAD Capture Marketplace with Industry-first Online Apps; Puts a PCB Design ‘Universe’ at Engineers’ Fingertips
Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today unveiled OrCAD Capture Marketplace, a unique Web-enabled environment ...
More»
.
OrCAD Capture Marketplace – An Interactive, Application-Driven Approach to EDA
The OrCAD Capture Marketplace makes it appear that EDA has finally caught up with the times. Announced May 11, it's a web-based capability within the OrCAD Capture environment that provides an on-line store with free and paid plug-in tools...
More»
.
For more information log on to www.cadence.co.in
.
Forward this mail to a friend/colleague  | Feedback
Cadence respects your online time and privacy.
To unsubscribe from all future Cadence email communications, Please click here