Home > Cadence at DAC 2012

Cadence Exhibits
Cadence
Booth 1930
At DAC 2012, attendees connected with Cadence and our ecosystem partners for a variety of live presentations featuring real-world solutions to help them innovate and succeed with the highest quality silicon, system-on-chip devices, and complete systems. Attendees saw the latest advantages in mixed signal, low power, RTL-to-GDSII, custom/analog, functional verification, design and verification IP, system development and HW/SW integration, high-level synthesis, signoff analysis, and PCB and packaging.

Demo Suites »
Cadence Pods »
System Development
Accelerate system integration and reduce time to market using our suite of connected platforms for virtual prototyping, RTL simulation, emulation/acceleration, and FPGA-based prototyping—now featuring in-circuit acceleration, combining the best of simulation acceleration and in-circuit emulation.

Functional Verification
Giga-gate SoC verification requires a strong mix of methodology served by high-performance automation. See our new work flows that address the top pain-points in customer surveys: low-power verification, advanced debugging, ubiquitous formal analysis, and automated planning/management to track progress and reach closure across digital, firmware, AMS, and assertion/formal domains.

Verification IP
With support for 40+ complex protocols and 6,000 memory models covering 85 manufacturers, our Verification IP (VIP) Catalog provides unparalleled support for new and emerging protocols that define mobile platforms and interfaces behind the expanding cloud infrastructure. Find out how our advanced VIP—production-proven on thousands of designs with 500+ customers—can help you.

Design IP
Get an overview of our high-performance, low-power, and highly configurable portfolio of Design IP. Our focus on advanced capabilities and mass configurability enables customers to utilize IP as a way to differentiate their designs; our focus on quality reduces risk and speeds time to market.

20nm / 3D-IC Design
New-generation, high-speed, advanced node designs promise higher bandwidth and lower power chips. But going to 20nm introduces new discontinuities to design and manufacturing. See highlights of a methodology to optimize power, performance, and area for 20nm, 3D-IC chip today. Examples of production-proven silicon will help you gain clarity to succeed at advanced nodes.

Mixed-Signal / Low-Power Design
The Cadence Mixed Signal Solution can help you verify low-power intent in a mixed-signal design. Perform mixed-signal simulation while using CPF to manage power modes and signal crossings between power domains. Automatically generate CPF macro model for custom or mixed-signal block and apply static methods for faster low-power verification.

Cadence in the news at DAC 2012
Successful development of advanced node designs requires innovations in technology and methodology that only come through close collaboration across the electronics industry. At DAC 2012, Cadence demonstrated its momentum into the next phase of advanced node design with news of collaborative efforts with key ecosystem partners.

Industry Insight blogs
Bloggers share their insights and opinions on Cadence activities at DAC 2012. Get their perspective, learn more, and share your opinions.

EETimes Live Stream sponsored by Cadence
In its second year, EE Times Live Stream sponsored by Cadence presented the news from insights of some of the industry’s best and brightest, as interviewed by editorial director Brian Fuller of EE Times. Below are the Cadence interviews; visit EETimes.com to see the entire list of videos.

Images of Cadence at DAC 2012