Home > Community > Tags > specman/ovm e
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

specman,ovm e

  • Analyzing Error Reports When Specman Crashes

    One of the most frustrating events while running a tool would be to experience a tool crash. In Specman you would usually see something like: *** Error: OS signal 11 (segmentation violation) received See the stack trace in ./specman.err To debug: --------- o Rerun the same test with the same seed in...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Apr 17 2012
  • Specman/e Users Voice Their Opinions on Benefits of e over SystemVerilog

    A recent customer blog interview with Geoffrey Faurie from ST Microelectronics and Richard Goering from Cadence was posted on Cadence.com with the title: " Is e or SystemVerilog Best for Constrained-Random Verification? " This blog post has received much positive feedback from other Specman...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Jan 18 2011
  • e Verification Job Postings We’ve Seen

    Specmaniacs between jobs: over the last few weeks we’ve seen job postings for verification engineering in general, and e/Specman expertise in specific, in the LinkedIn groups: “Experts in SystemVerilog/Specman/VERA/System C” “Think Verification” “HVL (SystemC/C++/Verilog...
    Posted to Functional Verification (Weblog) by teamspecman on Fri, Aug 6 2010
  • UVM - 10 Years in the Making ...

    In case you the missed the news today, the Accellera VIP TSC released the first version of the Universal Verification Methodology (UVM). This represents a significant achievement on the part of the TSC as it is the first standard SystemVerilog Base-Class Library and Methodology. While there has been...
    Posted to Functional Verification (Weblog) by mstellfox on Mon, May 17 2010
  • Inside Cadence: Training for EDA360

    Over the past few weeks all of Cadence's Verification and Systems Solutions Applications Engineers (AEs), Services Engineers, and many Customer Support staff, have been brought together for detailed methodology and product training. The objectives of this ambitious undertaking are to bring their...
    Posted to Functional Verification (Weblog) by jvh3 on Thu, May 6 2010
  • Informative Tweets on WHEN Inheritance

    Earlier today a lively and very instructive thread on the relative virtues of WHEN Inheritance developed on Twitter between @pmarriott (a D&V consultant in Montreal, Canada) , @yaron_think_ver (a verification consultant based in Israel) , and @teamspecman. Because this exchange was very technical...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, May 4 2010
  • 2010 CDNLive Munich Guide for Specmaniacs

    Good news for Specmaniacs based in the EU: next week from May 4-6 is the annual CDNLive! event in Munich. An overview of the conference with info on how to register is here: http://www.cadence.com/cdnlive/eu/2010/pages/agenda.aspx Even better (from a Specmaniac perspective), none other than e /Specman...
    Posted to Functional Verification (Weblog) by teamspecman on Fri, Apr 30 2010
  • Free eVC Generator From CFS Vision Update

    In an earlier post Team Specman had the pleasure of introducing the free, open source software (FOSS) "CFS Vision" project. The CFS Vision team has now posted this brief introductory video on the Java-based e VC Generator utility described in our interview with their leader, Cristian Slav:...
    Posted to Functional Verification (Weblog) by teamspecman on Wed, Mar 24 2010
  • Cadence Exec: Why Cadence is Comitted to e/Specman

    In case you or your management are wondering about Cadence's commitment to supporting the e language and/or Specman technology, allow us to direct your attention to this interview of Cadence Verification VP Mitch Weaver (who never worked for Verisity, BTW) by industry analyst Richard Goering. As...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Feb 16 2010
  • DVCon 2010 For The Specmaniac

    At next week's DVCon in San Jose, CA, Cadence will cover all aspects of our verification technologies and methodologies ( full list of Cadence-sponsored activities is posted here ). Of course, Team Specman is here help Specmaniacs discover the many activities that will feature Specman and e language...
    Posted to Functional Verification (Weblog) by teamspecman on Mon, Feb 15 2010
Page 1 of 4 (39 items) 1 2 3 4 Next >