Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> simulation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
simulation
ABV
acceleration
ADE
AF
analog
Analog Simulation
analog/mixed-signal
analog/RF
Analysis
AOP
APS
assertion-based verification
assertions
AVS
Axel Scherer
Cadence
Circuit simulation
coverage
cowbell
CPF
DAC
Debug
debugging
DVcon
DVFS
e
e language
EDA
EDA360
emulation
eRM
formal
Formal Analysis
formal verification
Functional Verification
hvl
IEEE 1647
IES
IEV
IFV
Incisive
Incisive Enterprise Simulator
Industry Insights
IR drop
low power
low-power
MDV
methodology
metric-driven verification
mixed signal
Mixed-Signal
MMSIM
MSV
OVM
Palladium
power
PSpice
RF
RF design
RF Simulation
RNM
RTL
shutoff
simulator
SoC
Specman
Specman/e
Spectre
Spectre RF
SPICE
Stimulus
System Development Suite
SystemVerilog
team specman
test generation
testbench
Testbench simulation
thermal
universal verification methodology
URM
UVC
uvm
UVM training
UVM tutorial
uvmworld.org
verification
verification IP
Verification methodology
verification tutorial
Verilog-AMS
video
video tutorial
VIP
virtual platforms
virtual prototype
Virtuoso
voltage
webinar
wreal
YouTube
Re: How to generate warning messages for transient analysis?
Hi Andrew, Thank you very much. You are right it's the same in IC5141. I set "checklimitdest" parameter to "both" and now I can see the warning messages in log file. Regards, Anna
Posted to
Custom IC Design
(Forum)
by
AnnaS
on Tue, Dec 15 2009
Re: How to generate warning messages for transient analysis?
Hi Marc, I generated warning messages. It works when I use level=error in netlist - however it does not work at all if level=warning. Could it be ICFB issue ? I use version: 5.10.41_USR5.90.69 . Here is an example: 1. Warning message ******************************************************************...
Posted to
Custom IC Design
(Forum)
by
AnnaS
on Tue, Dec 15 2009
How to generate warning messages for transient analysis?
Hi All, It's will be great if someone can help me to generate warning messages in transient analysis for transistor devices when a voltage reaches above a certain threshold on the gate. I don't know how can I generate these massages neither from gui nor from ocean script. Thanks in advance. Regards...
Posted to
Custom IC Design
(Forum)
by
AnnaS
on Sun, Dec 13 2009
Combining Formal Analysis and Simulation Provides New Capabilities
In the early days of formal verification technology, some advocates thought it would replace block-level simulation. While this works for certain types of blocks, nowadays we see formal analysis technology as a complement to simulation that has some strengths – such as an ability to quickly find...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Oct 8 2009
forking ocean scripts?
I'm trying to figure out amethod to fork a simulation from ICFB. Currently, I'm creating an ocean script that sets up the simulation in ICFB, and then spawns off an ocean session that then runs the simulation. I'm doing this to keep the simulation from hanging the ICFB session while running...
Posted to
Custom IC Design
(Forum)
by
markbeck
on Tue, Sep 22 2009
Re: Problem with spectremdl.
Hi Andrew, Thank you for advise. I have tried with versions: MMSIM7101_37E, MMSIM7101_66E, MMSIM7202 but problem still appears. Here is the log from: 1. MMSIM7101_37E: [1]+ Aborted (core dumped) ${APPBINPATH}/${PROGRAM} "$@" 0<&3 2. MMSIM7101_66E, MMSIM7202 spectremdl: Command not found...
Posted to
Custom IC Design
(Forum)
by
AnnaS
on Wed, Sep 16 2009
Problem with spectremdl.
Hi All, I am facing some problem using this command: spectremdl -batch Netlist.mdl -design nmos_test.scs The error log is: .../linux/mmsim6.0.ISR26/tools.lnx86/bin/spectre: line 171: 2013 Segmentation fault (coredumped) .../linux/mmsim6.0.ISR26/tools.lnx86/spectre/bin/spectre =mdl Netlist.mdl nmos_test...
Posted to
Custom IC Design
(Forum)
by
AnnaS
on Wed, Sep 16 2009
Problem with Simulating Design using Spectre
I have created a schematic using Virtuoso 6. When I open the ADE, it says "(deLicense-7) Could not get a license for ADE L. Would you like to try to get a higher-tiered license to run this product?" When I click on Yes, it starts the ADE, but when I set up the analysis and click on "Netlist...
Posted to
Custom IC Design
(Forum)
by
govilv
on Thu, Jun 4 2009
MMSIM 6.2 - Spectre question
Hi, I am using MMSIM 6.2 to run some Spectre simulations and I am having some unexpected problems with the results. I am simulating files netlistTRAN022.1x1.saveall.PHC.scs and netlistTRAN022.1x1.saveselected.PHC.scs. The only difference between these files is the following options statement: (in netlistTRAN022...
Posted to
Custom IC Design
(Forum)
by
yoyega
on Thu, May 14 2009
Some Commands are not logged
I’m currently engaged in a task where I should analyze multiple traces and mark label at some specific location of every trace. When I tried to use log commands and run commands, some of the commands like locating cursor on the next trace, selecting specific Y axis and mark label are not logged...
Posted to
Feedback, Suggestions, and Questions
(Forum)
by
G Balaji
on Mon, May 11 2009
Page 14 of 15 (149 items)
« First
...
< Previous
11
12
13
14
15
Next >