Home > Community > Tags > functional verification/ovm
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

functional verification,ovm

  • Do Hardcopy Books Still Have Value?

    As my colleagues Adam Sherer and Joe Hupcey reported last week, Cadence has just published "A Practical Guide to Adopting the Universal Verification Methodology (UVM).” It is the world’s first book on the UVM. Or is it? The definition of "book" has become rather fuzzy these...
    Posted to Functional Verification (Weblog) by tomacadence on Thu, Jul 29 2010
  • Video Interview: UVM Book Authors Sharon Rosenberg And Kathleen Meade

    Earlier today a new book called "A Practical Guide to Adopting the Universal Verification Methodology (UVM)" was released. As a complement to this detailed post on the book , I've interviewed its authors, Sharon Rosenberg and Kathleen Meade. In this video, find out from the Sharon and Kathleen...
    Posted to Functional Verification (Weblog) by jvh3 on Wed, Jul 21 2010
  • type parameter override

    Does NC support type parameter overrides? If not, why not? I'm attempting to use an interface wrapper with a typed parameter to pass interfaces to the drivers/monitors. But I get this error during compile: typedef virtual cllp_if #(.DW(16), .EW(6), .AW(14)) cllp_if_t; IfWrapper #(cllp_if_t) if_wrapper;...
    Posted to Functional Verification (Forum) by hab94 on Wed, Jul 21 2010
  • New UVM Book Is For You And U But Not Ewe

    A Practical Guide to Adopting the Universal Verification Methodology (UVM) is the first book published on the emerging Accellera UVM . Written by the main authors of the user guide in the UVM release, this book provides more details and extends the methodology to address system level challenges. Unlike...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Wed, Jul 21 2010
  • DAC Report: Interview With AMIQ And Update On Their “DVT” IDE

    One of the benefits of the Design Automation Conference is the opportunity to follow the growth trajectory of partner companies with each successive show. Last year our long time Verification Alliance partner AMIQ ( a name familiar to many Specmaniacs ) made their first appearance at DAC, and they were...
    Posted to Functional Verification (Weblog) by jvh3 on Wed, Jun 30 2010
  • Why The UVM Is Ready For Production Use Today - Part 1

    As I mentioned in my DAC report , I spent the largest percentage of my time at the OVM-UVM booth, educating attendees on the status of the Universal Verification Methodology (UVM) and answering their questions. Many people had heard about the UVM, although some were unclear on its relation to the Open...
    Posted to Functional Verification (Weblog) by tomacadence on Tue, Jun 29 2010
  • Tech Tip On Verification Environment Re-Use

    Verification has come a long way this past year, the highlight of which is UVM. UVM gives us verification productivity with testbench re-use because of a well defined SystemVerilog coding structure. But beyond UVM, what are the areas that are the most challenging and thus time consuming? We recently...
    Posted to Functional Verification (Weblog) by Team MDV on Mon, Jun 28 2010
  • DAC Perspective One Week Later

    DAC in Anaheim last week was as busy as always, perhaps more so, and of course I arrived back in San Jose to a mountain of work set aside during the show and the run-up to it. But I have dug myself out enough to look back at DAC and make a few observations. First of all, I know that overall attendance...
    Posted to Functional Verification (Weblog) by tomacadence on Fri, Jun 25 2010
  • DAC360: Photo blog of DAC 2010 in Anaheim, CA

    Click here or on the image below to go to the annotated photo blog of DAC 2010. Images and notes include highlights from: * The Cadence and OVM/UVM booths * Sites around the show floor * Things outside of the expo, including panels, papers, and presentations (Yes, there is more to DAC than booths!) Enjoy...
    Posted to Functional Verification (Weblog) by jvh3 on Tue, Jun 22 2010
  • Hit The Road - DAC!

    OK, now that the Design Automation Conference (DAC) seems to be rotating among San Francisco, San Diego, and Anaheim, there's not too much "hitting the road" for us Silicon Valley denizens. We either drive an hour north to SF or fly an hour south to SoCal. This year DAC is in Anaheim, where...
    Posted to Functional Verification (Weblog) by tomacadence on Sun, Jun 13 2010
Page 3 of 12 (118 items) < Previous 1 2 3 4 5 Next > ... Last »