Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> edi
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
IP
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
edi
"db access"
20nm
28nm
3D IC
3DIC
AMS
AMS Designer
ARM
ARM Cortex M0
ARM Techcon
ARM-Cortex-M
Avago
Azuro
Cadence
ccopt
CDNlive
clock concurrent optimization
clock networks
clocks
common power format
conformal
Cortex-A15
Cortex-A7
Cortex-M0
CPF
CTS
DAC
dbAccess Term FTerm documentation SoCEncounter
dbCommands
dbGet
dbGet dbSelectObj
dbGet encounter digital implementation
Deokar
design rules
DFM
digital
Digital Implementaion
Digital Implementation
Double Patterning
DRC
ECO
ecounter
EDI 10.1
EDI 11
EDI 11.1
EDI System
Encounter
Encounter Digital Implementation
Encounter digital Implementation system
Encounter Power System
encounter timing system
EPS
ETS
extraction
five minute tutorial
five-minute
Floorplanning
Gary Smith
GigaOpt
IC design
Industry Insights
LEF
lithography
low power
microcontrollers
mixed signal
mixed signal design
mixed signal implementation
mixed signal methodology guide
Mixed signal physical implementation
mixed signal physical implementation open access
mixed signal solution
mixed-signal
mixed-signal design
MS ToT
Multicore
NanoRoute
oa
OA: OpenAccess
open access
OpenAccess
parasitics
partitioning
place and route
placeDesign
placement
Placement info
Power
power analysis
PVS
QRC
rail analysis
RC
routing
Silicon Realization
SoC
Spectre
TCL
tutorial
Virtuoso
Simple Steps to Debug DRC Violations Undetected in EDI System
You've placed and routed your design in the Encounter Digital Implementation (EDI) System. It passed Verify Geometry and Verify Connectivity without a violation. Great! But when you run DRC signoff with your physical verification tool, you have violations related to the routing. What should you do...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Mon, Sep 10 2012
How to select Power nets
HI all, How do we select power net in the hard macro actually i am able to do selectNet on signal net but when i do the same for the power net which are my blk powerstraps but they are not selected Is there any way we can select power net which can later used for editing purpose. regards
Posted to
Digital Implementation
(Forum)
by
Anuragjn
on Thu, Aug 30 2012
Designer View – Low-Power IC Design Challenges and Solutions
The IC physical design team at Marvell Technology Group Ltd. has a tough challenge. They're under a lot of pressure to minimize power consumption as much as possible, while getting products out the door quickly. In a recorded presentation at the Cadence web site, Murali Natarajan, senior physical...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Aug 23 2012
How to enable flyline/highlight port from input-output or vice-versa
Hi all, I have a list of ports (input) which are feedthrough given in a file. I am able to highlight the ports given in the file,But how do we highlight the output of those ports Can any 1 help with a command to enable the flyline wherein when we highlight the input port in the file the corresponding...
Posted to
Digital Implementation
(Forum)
by
Anuragjn
on Tue, Aug 14 2012
Re: How to dump out blockages into a file
HI Kari, Thanks for the Command But Partial Blockages are not being dumped ,I tried even loading the DEF file but the partial blockage are no where seen
Posted to
Digital Implementation
(Forum)
by
Anuragjn
on Sat, Aug 11 2012
In Case You Missed It – The Most Popular EDI System Knowledge Content Published in Recent Months
I mentioned in my first blog one of my roles in customer support is to identify and author knowledge content for Cadence Online Support ( http://support.cadence.com ). In this blog post I want to highlight some of the popular Encounter Design Implementation (EDI) System content published in recent months...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Mon, Aug 6 2012
How to dbget only the input/output ports or inout
Hello All, I have a ports which are buses say port name FT_sleep[1-300] Want to know the command to dbGet only the input or output ports from this list FT_sleep* and result just list the ports which are input or output when executed regards
Posted to
Digital Implementation
(Forum)
by
Anuragjn
on Sat, Aug 4 2012
How To: Bring Up Encounter "man" Pages from a UNIX Prompt
Okay, this one is too cool not to share. The other day a customer and I were trying to understand a tool behavior better so we did what we all do in desperate times: We read the documentation. As straightforward as "reading the documentation" would seem, I bet no two users of the system interact...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Wed, Aug 1 2012
How to dump out blockages into a file
Hi all, I want to dump out placement blockage (hard,soft,partial) into file is there any utility in encounter gui to do so,as we can do to dump out the marco place,By using save "place" utility in gui and vice versa to dump routing blockages. So can any one guide me if there's any utility...
Posted to
Digital Implementation
(Forum)
by
Anuragjn
on Tue, Jul 31 2012
10 Encounter Tips and Tricks You May Not Be Aware Of
In looking over the shoulders of Encounter users over the years I've found there's a bunch of little tips and tricks I use to make interacting with the tool a little easier that aren't necessarily immediately obvious. Here are some of the more common ones I used this week: When navigating...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Fri, Jul 27 2012
Page 3 of 7 (64 items)
< Previous
1
2
3
4
5
Next >
...
Last »