	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

edi

Five-Minute Tutorial: Creating An EM Model File

One of the least-fun parts of running power and rail analysis has always been coming up with the electromigration (EM) model file. In the past, this involved cracking open the process design rule manual, finding the appropriate equations, and creating a spreadsheet to calculate all the numbers needed...

Posted to Digital Implementation (Weblog) by Kari on Mon, Jan 14 2013
Mixed Signal Technology Summit Proceedings Now Available

In September 2012, Cadence held its second Mixed-Signal Summit in San Jose, California. 150 users attended the Summit. The full day program was packed by user presentations. Strong participation and attendance was yet another confirmation of increased design activities in the mixed-signal area. Attendees...

Posted to Mixed-Signal Design (Weblog) by nizic on Thu, Dec 13 2012
Filter paths

hi folks, In my design there are 4000 flops. I need to sort them on the basis of endpoint slack value. I wrote this script in encounter: set paths [report_timing -collection -from [all_registers -clock_pins] -to [all_register -data_pins] -max_points 10000 -nworst 1] set sorted_paths [sort_collection...

Posted to Digital Implementation (Forum) by AB5001 on Thu, Nov 29 2012
Cadence Has Significant Presence in ARM TechCon 2012 and Worldwide ARM Technical Symposiums

The recently concluded ARM TechCon 2012 , the annual event for ARM users (including hardware and software engineers) along with ARM ecosystem partners, was a huge success. Once again, this event showcased the excellent Cadence-ARM partnership that's helping to bring next generation electronic designs...

Posted to Mixed-Signal Design (Weblog) by Sathish Bala on Wed, Nov 14 2012
Constraining cell placement

I am looking for commands in Encounter that will group cells together in close proximity, but I can't seem to find them. The commands would be similar to magnet_placement, create_rp_group, and add_to_rp_group in IC Compiler. Can someone give me the names of the commands or a script that would have...

Posted to Digital Implementation (Forum) by Ken Stevens on Fri, Oct 19 2012
Press Release About TSMC Flow, Blog from ARM Validate Cadence’s Mixed-Signal and 20nm Leadership

A press release and a blog post caught my attention this week (October 15, 2012), and they have clearly demonstrated Cadence's leadership in 20nm process nodes and mixed-signal solutions. The press release is titled " TSMC Selects Cadence Virtuoso and Encounter Platforms for its 20nm Design...

Posted to Mixed-Signal Design (Weblog) by Sathish Bala on Fri, Oct 19 2012
Difference between checkDrc and verify geometry in EDI

Hi, Can anyone tell me what is the diff between checkDrc and verify geometry. Why we are getting too many violations while using checkDrc command. why should we use verify geometry instud of checkDrc to check the drc issues in the design

Posted to Digital Implementation (Forum) by guttapalli on Sun, Oct 14 2012
Five-Minute Tutorial: Why You Should Be Running Early DRC

Everyone knows you have to run signoff DRC before you tape out a design. Sometimes, DRC is left to exactly that moment - right before the tapeout. If major problems are found in the design at that point, the tapeout either has to be delayed, or there is a mad scramble to fix the issues. This is a situation...

Posted to Digital Implementation (Weblog) by Kari on Thu, Oct 11 2012
How to assign PADs to power domains

Hello! I added power pads tp the design (addIoInstance), but all the pads are in the default power domain. I would like to assign them to the correct power domains, however I'm unable to find any other way but to edit the floorplan file, or perhaps listing them in the CPF file. Is there a command...

Posted to Digital Implementation (Forum) by mizzihood on Wed, Sep 26 2012
How to report cells from window x1 y1 x2 y2

Hi All, I want write a script to get below things with dbGet commands. How do I give coordinates to dbGet command for the following. 1. I want to get cell count from window x1 y1 x2 y2. it should report count for sequential, inverter, buffer, other combinational cells with cell name. 2. I want to get...

Posted to Digital Implementation (Forum) by gpremala on Fri, Sep 21 2012

Page 2 of 7 (64 items) < Previous 1 2 3 4 5 Next > ... Last »

Popular Tags

Email

Share

Subscribe

Contact Us

edi

Five-Minute Tutorial: Creating An EM Model File

Mixed Signal Technology Summit Proceedings Now Available

Filter paths

Cadence Has Significant Presence in ARM TechCon 2012 and Worldwide ARM Technical Symposiums

Constraining cell placement

Press Release About TSMC Flow, Blog from ARM Validate Cadence’s Mixed-Signal and 20nm Leadership

Difference between checkDrc and verify geometry in EDI

Five-Minute Tutorial: Why You Should Be Running Early DRC

How to assign PADs to power domains

How to report cells from window x1 y1 x2 y2