Home > Community > Blogs
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


400G Task Force, 100G Backplane Project and Other Highlights from IEEE 802.3 Ethernet Standards Meeting

Here is another report from an IEEE 802.3 Ethernet standards meeting, this time held in Norfolk, Virginia. Norfolk has a large naval base and, while I was there, I got to see the USS Cole and the Nimitz-class aircraft carriers USS Theodore Roosevelt and...  Read More »
Comments (0)
Filed under: , , , , ,
DDR4 in 16nm FinFET: Future-Proof Your SoC Design

Cadence this week (May 19, 2014) is announcing the first DDR4 PHY IP built on TSMC's 16nm FinFET process. The 3200Mbps DRAMs that can take best advantage of this capability aren't shipping in volume yet - but you can "future-proof" your...  Read More »
Comments (0)
Filed under: , , , , , ,
DDR4 Roadmaps and Strategic IP Planning

New DDR4 PHY IP technology on TSMC 16nm FinFET process offers a clear path from 2400 Mbps performance to 3200 Mbps....  Read More »
Comments (0)
Filed under: , , , , ,
Embedded Vision Summit: Focus on Autonomy and Recognition

Some eras introduce new technologies that take electronics systems (and engineering thinking) to a different level. Such is the case with embedded vision....  Read More »
Comments (1)
Filed under: , , , , , , , , ,
DAC 2014: Semiconductor IP Trends Revealed at “IP Talks!”

Want to know more about the design and verification IP that makes advanced system-on-chip (SoC) design possible? There's no better place than IP Talks!, a series of ongoing presentations at the ChipEstimate.com booth (#1533) at the Design Automation...  Read More »
Comments (1)
Filed under: , , , ,
Whiteboard Wednesdays - Promises and Challenges of DDR4 Memory Technology

In this week's Whiteboard Wednesdays, Kishore Kasamsetty provides a history on DDR4 technology. He also walks you through the improvements of DDR4 over DDR3, as well as the memory standard's specifications and the challenges of meeting these specifications...  Read More »
Comments (1)
Filed under: , , ,
Webinar: Addressing MCU Mixed-Signal Design Challenges

ARM-Cadence webinar offers insights into MCU mixed-signal design challenges and today's implementation and verification environments....  Read More »
Comments (0)
Filed under: , , , , , ,
What's Good About Allegro PCB Editor Show Measure for Dual Units? 16.6 Has It!

The Allegro PCB Editor 16.6 ‘Show Measure’ command now displays results in database and alternate units. Alternate unit display requires the enablement of the user preference variable ‘showmeasure_altunits’. ‘Show Measure’...  Read More »
Comments (3)
Filed under: , , , , , , , , , , , , , ,
High Yield Analysis and Optimization - How to Design the Circuit to Six Sigma

Why high yield analysis? One failed memory cell out of millions cells will cause the whole memory circuit to fail without ECC (error checking and correction) techniques. That is why memory designers have high parametric yield requirements for the SRAM...  Read More »
Comments (0)
Filed under: , , , ,
sync and wait Actions vs. Temporal Struct and Unit Members

Using sync on a temporal expression (TE), does not guarantee that the execution will continue whenever the TE seems to succeed. In this example, the sync action will miss every second change of my_event: tcm0()@any is { wait; while TRUE { sync change...  Read More »
Comments (0)
Filed under: , , , , , , ,

Page 6 of 256     First ... 2345678910 ... Last
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.