Home > Community > Blogs > Mixed-Signal Design > un leashing mixed signal tots in north america
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Unleashing Mixed-Signal Tech on Tours (ToTs) in North America

Comments(0)Filed under: analog, SoCs, mixed signal, Tech on Tour, OpenAccess, Virtuoso, AMS, AMS Designer, mixed-signal verification, AMS Verification, CDNLive, EDI, mixed signal methodology guide, analog/mixed-signal, analog behavioral models, Cadence, MS ToT, CDNLive SV 2013, CDNLive 2013, Mixed-Signal IP

At CDNLive-Silicon Valley this year, we had an excellent mixed-signal track for two days. Cadence customers including IBM, Texas Instruments, Maxim and Freescale shared their mixed-signal methodologies and tricks with the Cadence design community. The key challenges that our mixed-signal customers face are in SoC level verification and seamless analog/digital implementation. Cadence has been addressing these challenges for the last few years with its focus on mixed-signal solutions. Cadence's Mixed-Signal Methodology book has garnered tremendous interest from the worldwide mixed-signal design community.

In order to cater to the design community in North America, we will present a series of Mixed-Signal Tech on Tours to showcase and address mixed-signal challenges and show how Cadence's mixed-signal solutions can help deisgners achieve design closure.

In the first series, we are coming to the east coast. Below are the dates and cities for MS ToTs in this series:

  • Ottawa, Ontario -- April 2, 2013
  • Baltimore, MD -- April 4, 2013
  • Chelmsford, MA -- April 9, 2013

You can register for any of these events here.

Key topics that willl be covered include:

  • Modeling analog behavior with highly effective real number models
  • Applying assertion-based, metric-driven verification
  • Verifying low-power intent with dynamic and static methods
  • Floorplanning and integrating designs in a seamless, OpenAccess-interoperable flow
  • Analyzing timing and power for complex SoCs to prevent silicon re-spins
  • Mixed-signal IP offerings from Cadence

To deliver these sessions, we are bringing in experts for each topic to provide excellent technical depth.

In addition to Cadence mixed-signal technologies, we are very pleased to have IBM  partner with Cadence to talk about IBM's foundry and services enablement at these events.

Below is the detailed agenda for the first three Mixed-Signal Technology on Tour events at Ottawa, Baltimore and Chelmsford. I hope to meet you at these events.

Sathishkumar Balasubramanian

Agenda

9:00am

Registration and Breakfast

9:30am

Welcome and Opening Remarks

9:45am

- Mixed-Signal (MS) Solution Overview

- MS Trends and Challenges

- MS Verification Overview

- MS Implementation Overview

- Verifying Low Power in MS design

- Static Timing Characterization for MS Ecosystem

10:15am

- Mixed-Signal Simulation

- Performance and Scalability

- Use Models and Language Support

10:45am

- Analog Behavioral Modeling

- Why Do I Need Modeling?

- Real Number Modeling

- Model Generation and Validation with Demo

11:30am

- Simulating Embedded ARM Cortex-M0 MS Designs

- Trends in Analog Intensive MCU

- ARM Cortex-M Introduction

- HW/SW Verification Flow with Demo

12:00pm

Lunch Cadence

1:00pm

- Advanced MS Verification

- Assertions, UVM-MS and Metric-driven Methodology

1:30pm

- Quick Turn-around Time with Cadence Analog/Mixed Signal (AMS) IP

- AMS Interface IP

- ADC's, 10G-KR PHYs

- Cadence AMS IP Portfolio

2:00pm

- Analog on Top (AoT) MS Implementation Flow

- AoT Flow Overview

- Virtuoso Floorplanning and Analog Layout

- Digital Block Synthesis and Implementation in RC/EDI

- Chip Integration and Signoff

3:00pm

IBM Foundry Services and Design Enablement

3:45pm

Break

4:00pm

- Digital on Top (DoT) MS Implementation Flow

- DoT Flow Overview

- Constraint (Routing) Exchange and Validation with Demo

4:30pm

Wrap-up

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.