Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> advanced node
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
advanced node
"SoC-Encounter"
10nm
14nm
16nm
2012
20nm
28nm
29 questions
45nm
ADE-XL
AMD
AMS
analog
analog prototyping
Analog simulation
analog/mixed-signal
APS
ARM Techcon
Beckley
blogs
Cadence
Cadence Community
CCP
CDN Live
CDNlive
CDNLive 2013
CDNLive papers
CDNLive presentations
CMP
custom design
Custom IC Design
custom/analog
DAC
DFM
digital
Digital Implementation
Double Patterning
DRC
DRC Plus
DRC+
DTCO
dynamic coloring
EDA
EDA360
EDAC
EDI
encounter
Encounter Digital Implementation
events
FinFET
FinFets
front end design
Fujitsu
Functional Verification
Global Foundries
Global Timing Debug
GlobalFoundries
Goering
high performance
IC 6.1
IC 6.1.5
IC design
IC Package Physical layout and co-design
IC packaging
IC Packaging & SiP design
IC615
in-design
in-design signoff
Industry Insights
Industsry Insights
innovation
intel
IP
layout dependent effects
LDE
lithography
local interconnect
Low Power
LVS
mixed signal
mixed-signal
Model-Based DFM
NanoRoute
parasitics
pattern matching
PFI
placement
Real Value Modeling
routing
signal integrity
signoff
stress
TMSC
variability
variation
verification
Virtuoso
Virtuoso Advanced Node
Virtuoso IC6.1.5
wreals
Guest Blog: The RF Challenge In Portable Designs
The need for RF integration in consumer electronics presents some tough challenges, says veteran electronics industry editor John Donovan. He notes several emerging approaches that might help ease the challenge. In simpler times most designs were digital. Add a few converters to handle I/O and you could...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jul 13 2009
Q&A Interview: Chi-Ping Hsu Describes 5 Cadence Initiatives
Chi-Ping Hsu is senior vice president of research and development for the Cadence Implementation Products Group. He is responsible for analog design and verification, digital implementation and signoff, mixed-signal design and implementation, physical verification, DFM, and PCB and package design. In...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jun 25 2009
Cadence: Committed to DFM
On June 10, Cadence issued a press release that mentioned “…decreasing the level of investment in the manufacturing side of DFM” as part of restructuring activities. Since that announcement, some in the press and analyst community have published their interpretations of the actions...
Posted to
Digital Implementation
(Weblog)
by
mchacko
on Fri, Jun 19 2009
Analog Is Back – But Not Like You Think
After taking a back seat to digital design for many years, analog is re-emerging as a key differentiator and competitive edge for IC vendors. But analog design today is very different from that of 20 years ago, and realizing that is critical for success. In a recent EE Times column , Planet Analog editor...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jun 18 2009
45 nm Is Turning Point For Model-Based DFM
A recent decision by TSMC to require model-based design for manufacturability (DFM) checks at 45/40 nm may push DFM into more widespread use. It’s coming too late for the several dozen DFM startups that were around a few years ago, but it could have a significant impact on IC design flows going...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jun 4 2009
Moore no More
"The number of watchmen required to watch the watchmen watching the watchmen tends to double every 18 months". This gem is Alan Moore's law, posted years ago by some wag in response to an Intel article on geek.com . This has, of course, surfaced because of the recent release of the Watchmen...
Posted to
Silicon Signoff and Verification
(Weblog)
by
ChrisClee
on Fri, Apr 10 2009
Does Noise Analysis Accuracy Really Matter?
There have been a lot of new faces springing up in the signoff analysis market over the past few years and the trend seems to be pointing toward products that deliver quick and reasonably good timing signoff with some signal integrity analysis tacked on as an afterthought. This prompted me to ask the...
Posted to
Digital Implementation
(Weblog)
by
mikeNaustin
on Tue, Mar 17 2009
Brad Griffin Speaks at DesignCon - Give Him a Listen!!
If you were not lucky enough to be atDesignCon this week, and many of us were not! You might be interested in the streaming interviews posted on line. Click here for link. Scroll down the video soundbites in the right hand pane, list to what Brad says is the emerging trend and focus regarding today's...
Posted to
IC Packaging and SiP
(Weblog)
by
SiPper
on Thu, Feb 5 2009
Page 3 of 3 (28 items)
< Previous
1
2
3