Home > Community > Tags > UVM
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

UVM

  • UVM Based on OVM 2.1.1: What a Great Idea!

    Regular readers know that I have been urging the Accellera VIP TSC to base its Universal Verification Methodology (UVM) on the OVM 2.1 release rather than on OVM 2.0.3 as voted back in December. A few readers took me to task for my shameless advocacy, suggesting that I shut up and "let the committee...
    Posted to Functional Verification (Weblog) by tomacadence on Wed, Apr 21 2010
  • Tweeting From a Standards Meeting: Good or Bad?

    In my last blog entry , I mentioned that I was able to keep up with a lot of the discussion going on at a recent Accellera TSC meeting just by reading the tweets from the participants. That experience got me thinking about how much social media has changed the nature of such meetings, and the consequences...
    Posted to Functional Verification (Weblog) by tomacadence on Thu, Mar 25 2010
  • UVM = OVM 2.1: Even Better!

    Since I'm not a member of the Accellera VIP TSC, I did not attend the 2.5-day face-to-face meeting held last week in Massachusetts. But with the steady stream of tweets coming from several of those who did attend, I almost felt as if I were there. That experience will be subject of my next blog entry...
    Posted to Functional Verification (Weblog) by tomacadence on Tue, Mar 16 2010
  • DVCon 2010 Rocked!

    I've spent much of this week at the San Jose Doubletree Hotel for DVCon 2010 , and I have to say that it was a really good show. This is arguably the most important conference of the year for verification. DAC is lots bigger of course, but DVCon is really focused and there's a core group of colleagues...
    Posted to Functional Verification (Weblog) by tomacadence on Fri, Feb 26 2010
  • DVCon 2010 - Day 1

    Click here or on the image below to go to the photo blog of DVCon Day 1. While I've added descriptive captions to the images, allow me to address the FAQ: "How was the traffic on show floor?". My unscientific observation was that the floor was a little lighter than last year, but this was...
    Posted to Functional Verification (Weblog) by jvh3 on Wed, Feb 24 2010
  • Editor For OVM Field Registration Macros

    The OVM SystemVerilog Class Library has built-in automation for many service routines that classes need for printing, copying, comparing and so on. OVM allows you to specify the automation needed for each field and to use a built-in, mature and consistent implementation of these routines. For each field...
    Posted to Functional Verification (Weblog) by Team genIES on Mon, Feb 22 2010
  • DVCon: Showcasing The Cadence Passion For Verification Excellence

    Yeah, I know I'm a marketing guy but I really like this stuff! For sure, we are going tech-deep in our tutorials and papers, but we are also setting vision and direction for verification in our keynote presentation. For all of the details, visit our DVCon events page . Highlighted below are two of...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Mon, Feb 22 2010
  • OVM Community Contributions: Wildly Popular And Clearly Essential

    A couple of weeks ago, before going to bed one night I checked the statistics for the OVM World site. What I saw was really cool - exactly 10,000 registered users at the moment I looked! Being a social media guy these days, the first things I did was to tweet about it, and I was glad to see several re...
    Posted to Functional Verification (Weblog) by tomacadence on Tue, Feb 16 2010
  • Q&A: Why The e Verification Language Is Alive And Well

    In spite of rumors about the decline of the e verification language, it's not only still alive but is thriving and growing, according to Mitch Weaver, corporate vice president for front-end verification at Cadence. In this pre-DVCon interview, he answers questions about Cadence and industry support...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Feb 16 2010
  • An Analogy: UVM Is To OVM As SystemVerilog Is To Verilog

    In my last blog entry , I implored Accellera to release UVM 1.0 quickly, standardizing OVM 2.1 as is, with full backwards compatibility and without trying to cram overlapping functionaity from VMM into the base. Then they can add new functionality on top of this base, taking good ideas from OVM World...
    Posted to Functional Verification (Weblog) by tomacadence on Fri, Feb 5 2010
Page 18 of 19 (185 items) « First ... < Previous 15 16 17 18 19 Next >