Home > Community > Tags > SoC
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SoC

  • ISQED Keynote: Putting Some Numbers To Cost-Aware Design

    We've all heard about the escalating costs of system-on-chip (SoC) development. But what are the costs, and what are the potential savings? Steve Glaser, corporate vice president of strategic development at Cadence, filled in some of those numbers at a keynote speech March 24 at the International...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Mar 29 2010
  • Crises In The Semiconductor Industry

    I am on my way to Japan and I have just finished to read an excellent book and in my opinion a "must have" for any marketer and executive in the EDA and the semiconductor industries. The book is called " Chips and Change - How Crisis Reshapes the Semiconductor Industry " by Clair...
    Posted to System Design and Verification (Weblog) by Ran Avinun on Tue, Mar 23 2010
  • Q&A: New Challenges, New Solutions In IC Implementation

    Advanced nodes are raising tough new challenges for analog/mixed-signal and digital IC implementation, according to David Desharnais, group director and product manager for implementation at Cadence. In this interview, he notes where IC designers are struggling and succeeding, and describes Cadence's...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Mar 8 2010
  • Moving Past The Missing Model Syndrome

    One of the issues that has hindered the progress of using Virtual Platforms for early software development is missing models. I recall seeing Axys Design's Maxsim tool back around 2001 and thinking how cool it was. All the user had to do was drag and drop models and wire them together to create a...
    Posted to System Design and Verification (Weblog) by jasona on Thu, Feb 18 2010
  • IBM/Cadence Collaboration Points To “Next Generation” EDA

    Embedded software development and hardware/software integration have become primary bottlenecks for system-on-chip (SoC) projects. Still, most EDA tools remain exclusively focused on hardware design, while software development tools have no understanding of hardware. A collaborative solution developed...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Feb 8 2010
  • DesignCon Panel: “Total” IP Solutions Fuel SoC Integration

    Panelists at DesignCon Feb. 3 agreed that just shipping RTL code for silicon IP is far from sufficient. But what comprises a “total” IP solution for SoC integration? That’s a little more complicated, and it fueled a good discussion with panelists from Arasan Chip Systems , Atrenta ...
    Posted to Industry Insights (Weblog) by rgoering on Fri, Feb 5 2010
  • Apple A4: What We’ve Heard, What We Can Learn

    The big mystery behind the recent Apple iPad announcement is the A4 processor that powers this touchscreen, “tablet” PC. What’s in it, and why did Apple design its own system-on-chip (SoC) as opposed to using off-the-shelf hardware? First, I offer some tidbits of information and speculation...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Feb 3 2010
  • Should IC Designers Worry About Temperature?

    Three years ago I wrote an EE Times article about the growing importance of thermal gradients and thermal analysis at 90 nm and below. That article turned out to be ahead of its time. Today, thermal issues are not among the top few designer concerns at mainstream process nodes. But indications are that...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jan 21 2010
  • CES Provides Wake-Up Call for EDA

    Since consumer electronics is the primary driver for IC and systems design, what happens at the Consumer Electronics Show (CES) should interest the EDA community. Any trends in new consumer devices will point the way to design challenges EDA tools will have to solve. From looking at blogs and media coverage...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jan 11 2010
  • Are You Playing with a Full Deck?

    A professional gambler confidently place bets because she know the odds, but she would be crazy to play at a table that didn’t use a full deck because the odds change in an unknown way. If you use a simulator that doesn’t enable low-power verification in every test run, you are just as crazy...
    Posted to Functional Verification (Weblog) by Team genIES on Tue, Dec 15 2009
Page 13 of 15 (143 items) « First ... < Previous 11 12 13 14 15 Next >