Home > Community > Tags > Industry Insights
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Industry Insights

  • SystemC Interoperability - Are We There Yet?

    The biggest challenge in system-level design is modeling, and getting SystemC models to work together in simulation environments has been a long, hard struggle. Finally, it appears that the stars are aligned and we are converging on the three things we need for SystemC model interoperability –...
    Posted to Industry Insights (Weblog) by rgoering on Tue, May 19 2009
  • Analyst's View: Electronics Among "Least Hurt" Industries

    There are some silver linings in the economic downturn that’s impacting the semiconductor industry, according to Rich Wawrzyniak, senior analyst for ASICs and SoCs at Semico . In the short video interview below, Wawrzyniak talks about his projections for semiconductor, ASIC and SoC revenues for...
    Posted to Industry Insights (Weblog) by rgoering on Mon, May 18 2009
  • Meeting the Embedded Software Challenge

    As software development costs accelerate, and current tools and methodologies run out of steam, the question of how the EDA community should respond has become very timely. It’s time for an industry-wide discussion, and it should start with a look at the challenges. As software development costs...
    Posted to Industry Insights (Weblog) by rgoering on Wed, May 13 2009
  • Guest Blog: New IEEE P1647 Chair On What’s Next For e Language

    Darren Galpin, senior staff engineer at Infineon , recently became chair of the IEEE P1647 working group for e language standardization. In this guest blog, he describes what’s coming up for the 2010 revision of the verification language, and calls on e users to participate. Trying to standardize...
    Posted to Industry Insights (Weblog) by rgoering on Mon, May 11 2009
  • Q&A Interview: Charlie Huang, Cadence Chief Strategy Officer

    Charlie Huang is chief strategy officer and acting CTO at Cadence Design Systems. In this Q&A interview, he talks about his background and his role at Cadence, discusses technology development in such areas as verification, low power, ESL, and mixed-signal design, and explains Cadence’s emphasis...
    Posted to Industry Insights (Weblog) by rgoering on Wed, May 6 2009
  • Power-Aware Design -- Time To Move Beyond Formats

    Magma Design Automation’s recent announcement that its Talus IC implementation suite now reads and writes the Common Power Format (CPF) is a welcome move. But the real challenge of low-power design is not a question of formats – it’s about building a cohesive ESL-to-tapeout power-aware...
    Posted to Industry Insights (Weblog) by rgoering on Mon, May 4 2009
  • Porting EDA Applications To Multicore -- Part 2

    As noted in part one of this blog series, porting the Encounter Digital Implementation System (EDI) to multicore platforms was a challenging task. That’s no less true for Cadence’s efforts to parallelize the Virtuoso Spectre Circuit Simulator, although the challenges were somewhat different...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Apr 30 2009
  • Porting EDA Applications To Multicore -- Part 1

    The EDA industry is gearing up for what may be its largest retooling ever – retrofitting or rewriting applications to run on next-generation multicore platforms. An inside look at how Cadence ported the Encounter Digital Implementation System (EDI) to parallel processing illustrates some of the...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Apr 28 2009
  • Why Oracle Should Keep Sun's Chip Design Team

    When the news broke last week about Oracle’s intent to buy Sun Microsystems , my thoughts turned to the Sun design and verification engineers I’ve spoken to in recent years. Will Oracle, a newcomer to the world of EDA and chip design, keep that team? The outcome depends on two questions –...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Apr 27 2009
  • A Glimpse Into The Future Of High-Level Synthesis

    High-level synthesis (HLS) is already in production use today, but other exciting and complementary new technologies and capabilities are coming in the future. Recently I talked with Michael “Mac” McNamara and Luciano Lavagno – both of whom are speaking at an April 24 DATE workshop...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Apr 23 2009
Page 60 of 62 (613 items) « First ... < Previous 58 59 60 61 62 Next >