Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Industry Insights
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Industry Insights
14nm
20nm
28nm
3D
3D IC
3DIC
3D-IC
Accellera
Allegro
AMS
Analog
analog/mixed-signal
ARM
ARM Techcon
assertions
Cadence
ccopt
CDN Live
CDNlive
CDNLive!
clock concurrent optimization
cloud
collaboration
Cortex-A15
coverage
CPF
custom/analog
DAC
DAC 2011
DAC 2012
Design Automation Conference
design rules
DFM
DFT
Double Patterning
DRAM
DVCon
EDA
EDA360
embedded software
emulation
Encounter
ESL
FinFET
Formal
formal verification
FPGA
Functional Verification
GlobalFoundries
High-level Synthesis
HLS
IBM
IC Design
IEEE
Incisive
Intel
IP
IP-XACT
lithography
low power
memory
Mentor
Metric-driven verification
mixed signal
Mixed-Signal
OpenAccess
OSCI
OVM
Palladium
Panel
PCB
Power
routing
RTL
RTL Compiler
Samsung
Si2
Silicon Realization
Simulation
SoC
software
specman
SPICE
Standards
synthesis
System Development Suite
SystemC
SystemVerilog
TLM
TSMC
TSV
UVM
verification
Verification IP
VIP
virtual platforms
Virtuoso
webinar
wide i/o
Xilinx
Q&A Interview: Charlie Giorgetti Outlines Cadence Product Solutions
Charlie Giorgetti is corporate vice president of solutions and product marketing at Cadence. In this interview, he discusses Cadence’s product strategy, and outlines five “solutions” that are the current focus of Cadence’s marketing efforts. These solutions will be highlighted...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jul 23 2009
Freescale Technologist Eyes Move To SystemC And TLM
Are SystemC and TLM-driven design ready to replace RTL? That’s the title of a Design Automation Conference lunch panel moderated by Mark Johnstone, chief technologist for Freescale Semiconductor’ s Flow and Methodology Development Organization. Realizing that Johnstone probably has a unique...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jul 21 2009
Q&A Interview: Kurt Keutzer Charts Path To “Manycore” Parallelism
Kurt Keutzer, professor of electrical engineering and computer science at the University of California at Berkeley, believes that software applications including EDA tools can be re-architected to take advantage of “manycore” parallelism (32 cores or more). In this interview, he discusses...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jul 20 2009
TLM Brings “ESL” Down To Earth
Has ESL – meaning Electronic System Level, not English as a Second Language – outlived its usefulness as a label that supposedly describes the next step forward for IC and systems design? “ESL” has become a vague term that applies to many different things. A more specific term...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jul 16 2009
EDA In 1964 – A Look Back At The First DAC
The fact that the 46th annual Design Automation Conference (DAC) is coming up tells us that EDA has been around a lot longer than most people think. What were they talking about back in 1964, the first year for which proceedings are available? (This was technically the “second” DAC, although...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jul 15 2009
Guest Blog: The RF Challenge In Portable Designs
The need for RF integration in consumer electronics presents some tough challenges, says veteran electronics industry editor John Donovan. He notes several emerging approaches that might help ease the challenge. In simpler times most designs were digital. Add a few converters to handle I/O and you could...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jul 13 2009
Q&A Interview: Andrew Kahng Describes What’s New At DAC
Andrew B. Kahng is general chair of the 46th Design Automation Conference (DAC) set for July 26-31 in San Francisco. He is also a professor of Computer Science and Engineering (CSE) and Electrical and Computer Engineering (ECE) at the University of California at San Diego. In this Q&A interview,...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jul 8 2009
Low-Power Workshop Advances Power Format Interoperability
Design teams concerned about managing two different power formats will find some relief July 26, 2009. That’s the date of a Low Power Coalition (LPC) workshop that will present some ongoing work aimed at interoperability between the Common Power Format (CPF) and P1801 (Unified Power Format). The...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jul 6 2009
Alberto Sangiovanni-Vincentelli Q&A: From IC Design To ‘Intelligent Buildings’
Alberto Sangiovanni-Vincentelli is a pioneer of the EDA industry, a professor of electrical engineering and computer science at the University of California at Berkeley, and a member of the Cadence Board of Directors. In this interview he talks about his latest work with energy-efficient buildings, which...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jul 2 2009
DAC Ecosystem Booth Panels Bring Out User Voice
At previous Design Automation Conferences, I’ve always been most interested in what EDA users have to say. One way to hear about the user experience at this year’s DAC is to attend any of five panels at the Cadence Ecosystem Partners booth (#4200, North Hall). These panels will include representatives...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jul 1 2009
Page 53 of 57 (567 items)
« First
...
< Previous
51
52
53
54
55
Next >
...
Last »