Home > Community > Tags > Functional Verification
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Functional Verification

  • Of EDA Vendors and Conferences
    There's an interesting thread on Cool Verification ( http://www.coolverification.com/2009/02/dvcon-misfits-unite.html ) about the number of papers at DVCon 2009 authored or co-authored by EDA vendors. There seems to be an assumption on the part of some posters that vendor involvement implies marketing...
    Posted to Functional Verification (Weblog) by tomacadence on Thu, Feb 5 2009

  • Report From DesignCon 2009
    This week the " DesignCon " show is in town (<= 10 minutes from the Cadence campus at the Santa Clara convention center), so I couldn't resist the opportunity to check out some of the speeches and exhibits. I'm happy to report that my curiosity was rewarded -- here are my notes along...
    Posted to Functional Verification (Weblog) by jvh3 on Tue, Feb 3 2009

  • Good Article Alert: End "EDA Bashing"
    Allow me to direct your attention to a most welcome article in EDA DesignLine written by Gabe Moretti: Title: [End] EDA bashing http://www.edadesignline.com/213000305?cid=RSSfeed_EDAdesignline_edadlALL In a nutshell, the article argues that general, blanket criticism of the EDA industry -- "EDA...
    Posted to Functional Verification (Weblog) by jvh3 on Mon, Feb 2 2009

  • "...Yes, Virginia there is a Specman"
    I usually try to visit many of our customers in Europe (and other parts of the world) at least a couple of times a year. On my last trip in October, while I was in Stockholm, I ended up having beers at a pub with one of our local AEs and a Specman customer. This customer had been telling me about all...
    Posted to Functional Verification (Weblog) by mstellfox on Mon, Feb 2 2009

  • Interview With Cadence Verification IP Architect Levent Caglar
    Even in these challenging economic times, interest in Verification IP ("VIP") has remained very strong. To learn more about the issues and concerns around the "make vs. buy" decision that comes with any IP product, I hosted the following interview with VIP expert Levent Caglar. Enjoy...
    Posted to Functional Verification (Weblog) by jvh3 on Mon, Feb 2 2009

  • Tech Tip: Avoiding "Error! Integer Overflow" With Incisive Simulator
    While simulating a VHDL design with Incisive Simulator, if an integer overflow is detected, the simulation stops with the following error message: Error! integer overflow File: ./test.vhd, line = 13, pos = 11 Scope: :$PROCESS_000 Time: 10 FS + 0 ./test.vhd:13 i := i - 1; Incisive is probably the only...
    Posted to Functional Verification (Weblog) by adua on Wed, Jan 28 2009

  • "ClubT" Newsletter Issue #3 Just Posted
    Specmaniacs and Other Trailblazers, The latest edition of the 'ClubT ' newsletter is now posted here , and once again there is exciting news around e , Specman, and Verification. Articles include: * Have you heard of OVM e ? * Incisive 8.2 Technology Update * Verification IP Portfolio E-x-p-a...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Jan 27 2009

  • Functional Verification More Important than Ever in 2009?
    Here in Cadence Product Marketing, we're still recovering from our very busy annual sales conference last week. Of course, I can't say much about what transpired there but I do want to comment that functional verification was a hot topic. In my many conversations with our field team, two trends...
    Posted to Functional Verification (Weblog) by tomacadence on Thu, Jan 22 2009

  • Aart DeGeus' Surprise Comment at Last Night's EDAC CEO Forum
    Last night the Electronic Design Automation Consortium ("EDAC", the trade group for the EDA industry ) held its annual "CEO Forecast and Industry Vision" panel here in San Jose. As with all prior EDAC events, I'm glad I went for both the networking (like seeing my old boss Larry...
    Posted to Functional Verification (Weblog) by jvh3 on Thu, Jan 15 2009

  • Predictions for 2009
    Having summarized the main verification technology-specific observations that the "Trailblazer" team saw in 2008 , which to recap were: 1 - 1 billion logic gate chip roadmaps are here 2 - True "Metric Driven Verification" (MDV) starts to evolve from CDV 3 - The "language war"...
    Posted to Functional Verification (Weblog) by jvh3 on Tue, Jan 13 2009
Page 45 of 50 (492 items) « First ... < Previous 43 44 45 46 47 Next > ... Last »