Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> EDA
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
EDA
20nm
3D IC
3DIC
3D-IC
ABV
Accellera
ADS
AMIQ
AOP
ARM
Aspect Oriented Programming
Assertion-Driven Simulation
Brian Fuller
CAD
Cadence
Cadence CEO
Cadence VIP portfolio
CDNLive
CEDA
cloud
cloud computing
collaboration
Coverage-Driven Verification
DAC
DAC 2013
DAC keynote
Design Automation Conference
design rules
DFM
Double Patterning
DVCon
e
e language
EDA companies
EDA Consortium
EDA360
EDAC
EDP
EDPS
Electronic Design Automation
Electronic Design Processes
electronics
embedded software
engineering
eRM
ESL
FinFET
FinFets
formal
Formal Analysis
formal verification
foundry
Functional Verification
Gary Smith
IEEE
IES-XL
IFV
Incisive
Incisive Enterprise Simulator (IES)
Industry Insights
Intel
Internet of Things
IP
Joe Hupcey III
Lip-Bu Tan
Logic Design
low power
MDV
Mentor
metric driven verification (MDV)
Mixed-Signal
OSCI
OVM
OVM e
Panel
RTL
RTOS
SaaS
semiconductors
Silicon Signoff and Verification
simulation
SoC
software
Specman
specman elite
SPICE
Standards
Synopsys
SystemC
SystemVerilog
team specman
TLM
TSMC
TSV
uvm
verification
VIP
virtual platforms
wide i/o
Xilinx
Friday Fun: The Next Generation is Back!
After a bit of a hiatus due to some production issues, we're resuming the series of The Next Generation episodes. This week's episode starts with a review of the previous episode since it was so long ago, and deals with how companies have to make difficult EDA tool decisions in today's competitive...
Posted to
Logic Design
(Weblog)
by
Jack Erickson
on Fri, Aug 7 2009
My 25-Year Design Automation Conference Retrospective
Last week at the Design Automation Conference, it dawned on me that since the first Design Automation Conference I attended was in 1985, this is my 25th DAC. Both the conference and the EDA industry have seen major changes since that time – and they’re still going on. 1985 was one of the...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Aug 5 2009
DAC Report: 8 Design Managers Reveal Top Concerns
Put eight opinionated design managers from top semiconductor companies into a room, let them speak and answer questions, and some interesting perspectives will emerge. That was the case at Management Day, sponsored by Cadence, at the Design Automation Conference Tuesday, July 28. Organized by Yervant...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jul 29 2009
DAC Report: Ten Takeaways From The EDA CEO Panel
In what is sure to be a highlight from this year’s Design Automation Conference , CEOs of the three largest EDA companies gathered Monday, July 27 to talk about the present and future of the EDA industry. Lip-Bu Tan (Cadence), Wally Rhines (Mentor Graphics), and Aart de Geus (Synopsys) were realistic...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jul 28 2009
DAC Report: Gary Smith’s Prescription For ‘Explosive’ Growth
Will EDA growth be “incremental” or “explosive” over the next five years? It could be explosive, says analyst Gary Smith , if EDA vendors figure out how to tap the embedded software development market. Gary’s forecast presentation has become a tradition at the EDA Consortium’s...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jul 27 2009
EDA In 1964 – A Look Back At The First DAC
The fact that the 46th annual Design Automation Conference (DAC) is coming up tells us that EDA has been around a lot longer than most people think. What were they talking about back in 1964, the first year for which proceedings are available? (This was technically the “second” DAC, although...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jul 15 2009
Q&A Interview: Andrew Kahng Describes What’s New At DAC
Andrew B. Kahng is general chair of the 46th Design Automation Conference (DAC) set for July 26-31 in San Francisco. He is also a professor of Computer Science and Engineering (CSE) and Electrical and Computer Engineering (ECE) at the University of California at San Diego. In this Q&A interview,...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jul 8 2009
Q&A Interview: Charlie Huang, Cadence Chief Strategy Officer
Charlie Huang is chief strategy officer and acting CTO at Cadence Design Systems. In this Q&A interview, he talks about his background and his role at Cadence, discusses technology development in such areas as verification, low power, ESL, and mixed-signal design, and explains Cadence’s emphasis...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, May 6 2009
TSMC Views R&D As Ticket Out Of Recession
What do you do if your revenues decline nearly 60 percent in the space of two quarters? If you’re TSMC, you hire more R&D people, expand your focus beyond conventional SoCs, and work to innovate your way out of the recession. TSMC’s “can do” attitude was reflected Tuesday...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Apr 22 2009
What Cadence Has Learned About SaaS
Software as a Service (SaaS) for EDA applications has been a hot topic lately, but most of the discussion has been theoretical. Cadence Design Systems’ implementation of SaaS brings some practical experience to the discussion. Software as a Service is a concept in which applications are hosted...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 13 2009
Page 9 of 11 (102 items)
« First
...
< Previous
7
8
9
10
11
Next >