Home > Community > Tags > Cadence
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Cadence

  • Problem in layout with new cadence
    Hello, I am using the new cadence for the first time (IC6.1.5)and I am having a lot of problems with the layout (layout Suite L licence). One of the issues is that every time I create a new path. Once it is drawn, I cannot change its properties. Example: I create a M1 path of 0.5u width and I want to...
    Posted to Custom IC Design (Forum) by MariaOtz on Wed, May 4 2011

  • Cadence System Development Suite – The Story is the Continuum
    Cadence today (May 3) is introducting the System Development Suite , a set of four connected platforms that support hardware/software co-development from the architectural level through final prototyping. The story is not just that Cadence now has solutions for virtual prototyping and FPGA prototyping...
    Posted to Industry Insights (Weblog) by rgoering on Tue, May 3 2011

  • Cadence at DAC 2011 – And Denali Party Update
    The 48 th Design Automation Conference ( DAC ) is just a little over one month away, and Cadence will have a substantial presence on the exhibit floor, in panel sessions, and in co-located workshops. Of course, the famous Denali Party is a highlight, and it is on! A new Cadence DAC microsite located...
    Posted to Industry Insights (Weblog) by rgoering on Mon, May 2 2011

  • Export data to CSV format
    I'm trying to export I-V curves from the Spectre Simulator into CSV files. However, the save/save as menus only allow for saving the data in a figure-format file or as a PNG/TIFF/Image File. Is there a mode, command, or code sequence that would allow me to export my data to CSV or other data formats...
    Posted to Custom IC Design (Forum) by CPete on Sun, Apr 10 2011

  • RULE LEF_DEFAULT definition for Abstract Generator/Encounter/NanoRoute
    I am using Cadence Abstract Generator to create abstract cell views for a standard cell library. In the Verify Step, I keep getting the following error: Encounter: (NRDB-158) There is no default via from LAYER MET1 to LAYER MET2 in RULE LEF_DEFAULT. I do not know how or where to define this RULE LEF_DEFAULT...
    Posted to Custom IC Design (Forum) by eklikeroomys on Tue, Mar 15 2011

  • Power Net Extraction Problem in Abstract Generator
    Halo, I am creating abstract cell views for a digital standard cell library using Cadence Abstract Generator.I have the following problem: In the Extract Step, I set the tool up to extract signal and power nets and to create pins on metal 1 so that my abstract view will keep its connectivity. The extract...
    Posted to Custom IC Design (Forum) by eklikeroomys on Mon, Mar 14 2011

  • The free Organic Process Design Kit (OPDK)
    Hey guys, my group at University of Minnesota has developed a new PDK for organic transistors ... it is called the OPDK... check it out! Organic Process Design Kit http://www.opdk.umn.edu/ It is the first of its kind ... works with cadence and hspice .. free We call it the OPDK or Organic PDK...
    Posted to Digital Implementation (Forum) by EdPat on Wed, Mar 2 2011

  • Cadence Denali Acquisition Results in Broad Verification IP (VIP) Offering
    High-tech mergers succeed when two companies blend their technologies and expertise to come up with a "best of both" solution. That's the idea behind today's (Feb. 28, 2011) Cadence Verification IP (VIP) catalog announcement , which combines VIP and technology that originated at both...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Feb 28 2011

  • Abstract generator ver 5.6
    Dear Sir, I am using Abstract genertor 5.6. The exact version detail is @(#)$CDS: ui version 6.1.3. 02/05/2009 20:51 (cic612lnx) $ But I am getting these warning/error *WARNING* dbDeleteShape: A memory allocation for 2147483648 bytes failed. The process heap is 1047MB, and OpenAccess is using 1039MB...
    Posted to Custom IC Design (Forum) by Satendra on Wed, Feb 2 2011

  • Panel: Is the Cloud the Solution to IC Design Collaboration?
    Semiconductor design increasingly requires collaboration by geographically-dispersed design teams, as well as partners and third-party suppliers. Private or public cloud computing may provide a rich environment for this collaboration, but some key questions and challenges remain, according to panelists...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jan 20 2011
Page 18 of 22 (212 items) « First ... < Previous 16 17 18 19 20 Next > ... Last »