Home > Community > Tags > ARM
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • When Do You Know You've Saved Enough Power?

    This guest post is by David Weir, Lead Design Engineer at Cadence. His paper, "When do you know you've saved enough power?" was voted best-in-track for Logic Design at CDNLive! 2008 Silicon Valley. In this paper we set out to show how designers can measure and explore the impact of implementing...
    Posted to Logic Design (Weblog) by Team FED on Thu, Apr 2 2009
  • Software Verification or Validation With ISX?

    [Please welcome Markus Winterholer to the Team ESL blog. Markus is one of the founding members of the ISX R&D team and is from Tubingen, Germany.] At the Embedded World Conference in Nuremberg, Germany I delivered a presentation with the title " Metric Driven Functional Verification of Embedded...
    Posted to System Design and Verification (Weblog) by TeamESL on Mon, Mar 30 2009
  • Design Metrics - ARM is Onto Something

    We here at the Logic Design blog seem fascinated with improving design metrics . Why is that? Perhaps we've seen too many designs go through "long loop" iterations later in the cycle because improper metrics were used to determine the design's "goodness" early in the cycle...
    Posted to Logic Design (Weblog) by Jack Erickson on Mon, Feb 23 2009
  • Exploring the Virtual Platform Part 4

    Welcome to Part 4 of the "Exploring the Virtual Platform" series. For readers just joining please refer to Part 1 , Part 2 , and Part 3 of the series to get up to speed (hopefully soon before it becomes too difficult for me to provide links to every previous topic and too difficult for you...
    Posted to System Design and Verification (Weblog) by jasona on Fri, Feb 13 2009
  • Exploring the Virtual Platform Part 2

    This week's installment of the "Exploring the Virtual Platform" series focuses on the Linux kernel that was booted in Part 1 of this series. In Part 1, when QEMU was invoked to boot Linux there was a -kernel argument: -kernel zImage.integrator It's probably no secret this is the Linux...
    Posted to System Design and Verification (Weblog) by jasona on Wed, Jan 21 2009
  • The Power Forward Initiative and Green Electronics Come of Age

    For over four years I have worked with partners in the industry as part of the Power Forward Initiative to advance adoption of low-power design techniques. The BIG benefit now is that electronics manufacturers worldwide are starting to adopt these techniques to produce energy-efficient electronic products...
    Posted to Logic Design (Weblog) by PFI Rocks on Mon, Nov 3 2008
  • Is Host-Code Execution History?

    Before getting into the details of today's topic I'm happy to report a brand new baby girl was born on October 1 into the Andrews family of Ham Lake, MN. She is our sixth child, and the forth girl to go along with two boys. Currently, I play a lot of golf with my oldest three kids and with the...
    Posted to System Design and Verification (Weblog) by jasona on Fri, Oct 17 2008
  • Getting more value from the OVM using Metric-Driven Verification - Part II

    In my last post , I talked about how OVM is a methodology for building automated e or SystemVerilog testbenches for Metric Driven Verification (MDV). As it turns out, one of my colleagues, John Nehls from our Verification Core Comp organization, just wrote an article along similar lines, where he goes...
    Posted to Functional Verification (Weblog) by mstellfox on Tue, Oct 14 2008
  • Chip Level Verification with Processors

    Today, I will discuss some alternatives for chip-level verification with designs that have microprocessors in them. Since I started at Axis Systems back in 2001, the number of designs with processors has steadily gone from a few, to some, to most, to nearly all. Not only do most chips have processors...
    Posted to Functional Verification (Weblog) by jasona on Thu, Sep 4 2008
Page 17 of 17 (169 items) « First ... < Previous 13 14 15 16 17