Home > Community > Tags > ADE
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • Analog Design vs. Automation -- Why Are They At Odds?

    Back in 2002 and 2003 there was a lot of talk about analog synthesis being the "next new thing" to close the productivity gap between analog and digital designers. Well, I hope you didn't hold your breath for this! That promise failed mostly because analog design was still a custom design...
    Posted to Custom IC Design (Weblog) by Nigel on Tue, Aug 17 2010
  • Have device connectivity added as an include?

    Hi, Presently, the device connectivity portion of the input file is added as a "cat" function where every single line of the device connectivity shows up as a line in the input file. Is there any hidden switch to change the behavior so that the device connectivity shows up as a single .include...
    Posted to Custom IC Design (Forum) by SharksFan on Fri, Aug 13 2010
  • Things You Didn't Know About Virtuoso: ADE XL Test Setup

    In my last post , I left you in suspense, with your mouse hovering over the words " Click to add test " in ADE XL. Clicking on this button will bring up the ADE XL Test Editor window (which should look suspiciously familiar) and a dialog asking you to point to the design you want to use. This...
    Posted to Custom IC Design (Weblog) by stacyw on Thu, Aug 5 2010
  • Things You Didn't Know About Virtuoso: ADE XL

    I know, it's been a long time since my last post. You see, we've finally arrived at a topic near and dear to my heart -- ADE XL. The reason for my hesitation in approaching this topic is not that it's difficult, but rather that there's so much to talk about that it's hard to know...
    Posted to Custom IC Design (Weblog) by stacyw on Tue, Jul 27 2010
  • Switching between simulations

    When I am running simulations with two separate testbenches using spectre through ADE within the same icfb session and annotating DC node voltages and operating points, it takes a very long time to draw the annotations when I switch to the other testbench. The only solution is to open the ADE window...
    Posted to Custom IC Design (Forum) by mhgc on Thu, Jul 22 2010
  • Multiple Model Files

    Hi, I am working on a circuit where I need multiple model files. The first one I am using is gpdk045, I tried modifying this file to use with transistors from the analog library. The problem I have is that my simulations are wrong whenever I use a transistor with the second model file it just produces...
    Posted to Custom IC Design (Forum) by Karo on Wed, Jul 21 2010
  • Can't use direct plot

    hi,there I can not use direct plot->main form after my tran analysis finished. Now,when I invoke the ADE from Virtuoso,and load the state of the from the session, a Message Window jumps out and shows the message below: - Warning - <COM.cadence.awd.graph.GraphManager@10bbd42> Error attempting...
    Posted to Custom IC Design (Forum) by minci on Mon, Jul 5 2010
  • ADE L 6.1.4 Parametric/MonteCarlo Sweep

    I will soon help with evaluation of the 6.1 version of cadence. To maximize the time I have for evaluation, I have some general questions. In the new version, the model sections can be set with a design variable using VAR. From reading the manuals, a few of things are not clear to me: 1) Can this design...
    Posted to Custom IC Design (Forum) by MarkSummers on Sun, Jun 27 2010
  • Re: using nport in Verilog-AMS

    I suspect it's the way you are defining the path in the file parameter. Try using a full path, rather than relative path. Also, it's good practice to designate your s-parameter files as mydevicesparam.s3p (or .s2p, .s4p, etc.). Not a big deal, but if you later want to plot those s-parameters...
    Posted to Custom IC Design (Forum) by Tawna on Thu, May 27 2010
  • about the corner analysis

    hi,there I am working with IC5141 USR6 add MMSIM72. I want to know the relationship between the configuraton in the option "Setup -> Model Library" and the scs file concluded in the PCF or DCF file loaded into the corner window.Do they have the same effect on the simulation? And if I want...
    Posted to Custom IC Design (Forum) by minci on Tue, May 18 2010
Page 11 of 14 (140 items) « First ... < Previous 9 10 11 12 13 Next > ... Last »