	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the System Design and Verification blog (individual posts).

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

System Design and Verification Community

Blog
Forum
Resources

	Using Physical USB Devices with the Xilinx Zynq-7000 Virtual Platform By Jason Andrews on May 24, 2012 There are two choices for how to handle USB devices in a virtual platform. A USB device can be modeled using C/C++ programming, or a physical USB device can be plugged into a computer and attached to the simulator. The Xilinx QEMU for Zynq uses physical... Read more » Comments (0) Filed under: embedded software, QEMU, linux, SystemC, System Design and Verification, virtual platforms, virtual prototypes, Virtual System Platform, Xilinx, Zync-7000, USB, physical USB devices

	How Debug Breakthroughs are Enabled by In-Circuit Acceleration By Frank Schirrmeister on May 16, 2012 We in product management are often accused of jumping the gun and announcing products too fast. Users are looking at press releases and are wondering "sounds great, but does it really work?" Cadence announced earlier this week new in-circuit... Read more » Comments (0) Filed under: Acceleration, Emulation, Incisive, functional verification, DAC, System Design and Verification, CDNLive, debug, System Development Suite, Palladium XP, Design Automation Conference, in-circuit emulation, In-circuit acceleration, AMD, DAC breakfast

	American Technology Awards - Finally I Can Explain to my Mom What I am Actually Working On! By Frank Schirrmeister on May 14, 2012 I think all of us engineers have faced at one point or another the need to explain to our parents or friends what we are actually working on. Hey Mom, EDA is where electronics begins! Without us electronics would not change our day to day lives ... Punctually... Read more » Comments (0) Filed under: Incisive, System Design and Verification, virtual platforms, virtual prototypes, System Development Suite, Virtual System Platform, VSP, Palladium XP, Watson, FPGA-based prototyping, Mother's Day, Jeopardy, Rapid Protoytping Platform, cloud computing, American Technology Awards, Raritan, awards

View older posts »

Visit the System Design and Verification forum »

There are 157 guest(s) and 1 member(s) online:

Most Active Users

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

Share

Subscribe

Contact Us

System Design and Verification Community