Home > Community > System Design and Verification

	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the System Design and Verification blog (individual posts).

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

System Design and Verification Community

Blog
Forum
Resources

	The Internet of Things – the Next Growth Driver, Enabled by High-Level Synthesis? By Jack Erickson on May 14, 2013 The electronics industry has enjoyed constant growth while undergoing constant transformation. One of the most significant transformations has been the source of that growth -- from the PC revolution, to the rise of the internet, to mobile computing.... Read more » Comments (0) Filed under: ASIC, C, C++, C-to-Silicon Compiler, DAC, High-Level Synthesis, hls, Internet, microcontroller, microcontrollers, microprocessors, processors, programmable world, SystemC, the internet of things, TLM, TLM 2.0

	Creating Virtual Platform Models By Jason Andrews on April 29, 2013 One of the most common questions asked about virtual platforms is: Who creates the models? There are many sources of models and there are people who can make additional models (like Cadence), but obtaining some experience in model creation and virtual... Read more » Comments (1) Filed under: Cadence, Cadence Virtual System Platform, Model creation, System Design and Verifcation, SystemC, SystemC modeling, timgen, TLM, TLM 2.0, TLM-2, TLM-2.0, virtual platform models, virtual platforms, virtual prototoypes, VSP Log Viewer

	What to See at the DATE Conference: High-Level Synthesis By Jack Erickson on March 14, 2013 The DATE (Design Automation and Test in Europe) Conference is next week (March 18-22, 2013) in Grenoble, France. If you are lucky enough to be in Grenoble at this time of year, it will be worth it to check out Session 11.2 "High-Level Synthesis and... Read more » Comments (0) Filed under: Alex Kondratyev, C-to-Silicon Compiler, DATE, ESL, High-Level Synthesis, hls, QoR, System Design and Verification, system-level

View older posts »

Visit the System Design and Verification forum »

There are 63 guest(s) and 0 member(s) online:

Most Active Users

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

Email

Share

Subscribe

Contact Us

System Design and Verification Community