	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the System Design and Verification blog (individual posts).

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

System Design and Verification Community

Blog
Forum
Resources

	The Zynq Virtual Platform: Not Just for Pre-Silicon By Jason Andrews on February 07, 2012 One of the biggest misconceptions about Virtual Platforms is that they are only useful for pre-silicon software development, and once a chip and board is ready they are quickly discarded. Even after boards are available, Virtual Platforms are valuable... Read more » Comments (0) Filed under: embedded software, linux, SystemC, virtual platforms, virtual prototypes, Virtual System Platform, Zynq, Zynq-7000', Watchdog Timer, pre-silicon, post-silicon

	System-Level Design and the Waves of EDA By Frank Schirrmeister on January 30, 2012 Before January comes to an end it is time for my annual flashback and brief reflection on where we are in system-level design, and a look at how the state of today compares to the predictions we made 10 years ago. 2011 was an interesting year for system... Read more » Comments (0) Filed under: ESL, software, Virtual Platforms, virtual prototypes, abstraction, IP assembly, IP integration, IEEE Spectrum, VSI, Schirrmeister, automobiles, 1997, ESL system-level design, cars, EDAC, VCC

	Creating the Zynq Virtual Platform, Including Errata By Jason Andrews on January 06, 2012 Although I have never contributed any code to the Linux kernel, the headline We are all Linux developers now on linux today caught my eye. One of the things that amazes me is how many embedded products use Linux and how they deal with all of the complexity... Read more » Comments (1) Filed under: embedded software, linux, SystemC, ip-xact, System Design and Verification, virtual platforms, Embedded Linux, Virtual System Platform, virtual prototoypes, Zynq, errata

View older posts »

Visit the System Design and Verification forum »

There are 393 guest(s) and 0 member(s) online:

Most Active Users

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

Share

Subscribe

Contact Us

System Design and Verification Community