Is Equivalence Checking a MUST for signing off an FPGA netlist targeting very large FPGA Devices?
September 19, 2008
at Logic Design
The majority of designers today use equivalence checking for netlist signoff prior to tapeout or ASIC vendor netlist handoff. As FPGA devices become larger and larger capable of tens of millions of gates, will equivalence checking become the norm rather
Read More »
View older posts