Home > Community > Blogs > Bloggers > Bassilios Petrakis
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


Bassilios Petrakis

18 Years in EDA Industry with expertise in Digital Implementation, DSP Design, Custom Layout, Functional and Formal Verification.

View Member Profile »
Is Equivalence Checking a MUST for signing off an FPGA netlist targeting very large FPGA Devices?
The majority of designers today use equivalence checking for netlist signoff prior to tapeout or ASIC vendor netlist handoff. As FPGA devices become larger and larger capable of tens of millions of gates, will equivalence checking become the norm rather   Read More »
Comments (1)
View older posts »