Home > Community > Blogs > Bloggers > Michael Stellfox
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Blogger

Michael Stellfox

I am the technical leader of the Verification Solutions Architecture Team at Cadence. My team's primary charter is to understand customer verification challenges in order to drive the requirements for the development of the Cadence verification solutions.

View Member Profile »
The Future of OVM, VMM, and UVM
In my last blog , I took a look back at the history of how we got to the first delivery of UVM. Now, let's take a look forward. Over the past week since UVM was released, and Cadence opened the UVMWorld portal to support the new UVM Community and   Read More »
Comments (1)
UVM - 10 Years in the Making ...
In case you the missed the news today, the Accellera VIP TSC released the first version of the Universal Verification Methodology (UVM). This represents a significant achievement on the part of the TSC as it is the first standard SystemVerilog Base-Class   Read More »
Comments (0)
"...Yes, Virginia there is a Specman"
I usually try to visit many of our customers in Europe (and other parts of the world) at least a couple of times a year. On my last trip in October, while I was in Stockholm, I ended up having beers at a pub with one of our local AEs and a Specman customer   Read More »
Comments (4)
Metric-Driven Verification in a Box...
In my last few posts, I was explaining our focus here in Cadence Verification on creating the OVM to enable an industry wide VIP eco-system, and trying to make verification more of a closed-loop process with our metric-driven verification methodology   Read More »
Comments (0)
Getting more value from the OVM using Metric-Driven Verification - Part II
In my last post , I talked about how OVM is a methodology for building automated e or SystemVerilog testbenches for Metric Driven Verification (MDV). As it turns out, one of my colleagues, John Nehls from our Verification Core Comp organization, just   Read More »
Comments (0)
Getting more value from the OVM using Metric-Driven Verification
With all of the momentum around the OVM these days there has been a lot of good discussion about testbench methodology. The OVM provides a great methodology framework for building modular, reusable verification environments, but there is more needed to   Read More »
Comments (0)
Verification community comes together to talk tech
I just finished the week at Cadence's CDNLive User Group in San Jose. Over the past few years, it has really become a great technical event for the verification community. In fact, last year out of all the papers presented across the full breadth   Read More »
Comments (0)
OVM - The Methodology for Enabling an Industry-wide VIP Eco-System
As the leader of the Cadence OVM development team, I was reading Richard Goering's recent article about the Cadence, Mentor, and Synopsys support for the OVM and VMM class libraries, and I wanted to make sure some key technical points were not lost   Read More »
Comments (4)
Why is OVM important for Specman/e customers?
With all of the press and interest from customers adopting it, I am sure most of you have heard about the OVM (Open Verification Methodology), which is jointly developed and supported by Mentor Graphics and Cadence. If you haven't heard about the   Read More »
Comments (2)
View older posts »