Home > Community > Blogs > Bloggers > Diego Hammerschlag
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Blogger

Diego Hammerschlag

Have been involved in ASIC and System design since 1995. I have been fortunate to be involved in a variety of tasks including PCB design,design verification as well as logic design. This broad experience has been incredibly useful in my current role as Technical Lead supporting the Logic Design Team family of products.

View Member Profile »
Expect the Unexpected - Using MSV Beyond MSV
I was just reading Rich Owen's post, "What I am Thankful for - The Geek Version" , and I cannot agree more on the creative and sometimes utterly crazy uses of technology that users find. More often than one would guess we ran into users   Read More »
Comments (0)
System Verilog for Implementation - Does it make sense? Will it hurt?
System Verilog has now been around for a number of years. In fact, its IEEE 1800 specification has been ratified over a year ago and its preliminary version IEEE P1800 has been out since mid 2005. Furthermore, earlier incarnations such as Superlog and   Read More »
Comments (2)
View older posts »