Home > Community > Blogs > Bloggers > Bruce Riggins
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


Bruce Riggins

View Member Profile »
Create Optimum Pin Assignments for FPGAs on PCBs - Part 2 of 2
In part 1 of this blog , I discussed a scenario that PCB designers working with FPGA-based boards are often faced with: getting pin assignments from FPGA and/or schematic engineers that can create serious PCB routing problems. In that blog I claimed that   Read More »
Comments (0)
Create Optimum Pin Assignments for FPGAs on PCBs - Part 1 of 2
In most FPGA-based boards, the PCB designer is on his own -- with little help from any tool -- to unravel what is often a routing nightmare. This can be caused by FPGA and/or schematic designs that have given little thought to the actual routing, inclucing   Read More »
Comments (0)
View older posts »