Home > Community > Blogs > Bloggers > Team genIES
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


Team genIES

The engineers that work magic in IES have come together to create Team genIES. Over the next few weeks we'll be adding a few more key contributors but for now...

View Member Profile »
Update to the OVM Register Package
OVM users have something new to give thanks for this holiday season -- an update to the OVM Register Package (new link!!). This package is used by novice and advanced users and embodies years of experience gathered through hundreds of SystemVerilog projects   Read More »
Comments (3)
Infinite Playbook for the Verification Superbowl
Its 4th and long, you're down by six, the clock is running out, and you are wary of a bug-blitz. What play do you call? With new approach defined by Silicon Realization, the updated Incisive Enterprise Simulator provides the new capabilities to finsh   Read More »
Comments (0)
Editor For OVM Field Registration Macros
The OVM SystemVerilog Class Library has built-in automation for many service routines that classes need for printing, copying, comparing and so on. OVM allows you to specify the automation needed for each field and to use a built-in, mature and consistent   Read More »
Comments (0)
Low-Power Verification With SystemC - The Great Unknown
Design teams have used C/C++/SystemC reference models for many years and the trend is growing with SystemC synthesis. At the same time, many teams are adding power-aware structures to their designs and trying to simulate. So what happens when the models   Read More »
Comments (0)
Changing The "F" in RTFM to "Fantastic"
Talk about unsung -- tech writers just don't get the credit they deserve. They sit between R&D, customers, and support trying to capture the capabilities and intent of the software and present it accurately and succintly. They record the "   Read More »
Comments (0)
AMIQ DVT Maximizes OVM Reuse Via Methodology Compliance
The Open Verification Component (OVC) defined by the official OVM User Guide in the OVM downloads enables the highest levels of reuse. While the OVM class libraries have the supporting classes for the OVC built-in, writing OVCs properly sits on the shoulders   Read More »
Comments (2)
Are You Playing with a Full Deck?
A professional gambler confidently place bets because she know the odds, but she would be crazy to play at a table that didn’t use a full deck because the odds change in an unknown way. If you use a simulator that doesn’t enable low-power   Read More »
Comments (0)
OVM Tricks and Treats
Your kids may be going house to house for treats, but you can get a big OVM sugar rush from Cadence's OVM World contributions. Each delectible nugget is wrapped in documentation that helps you savor all the goodness. So reach into the bowl and indulge   Read More »
Comments (0)
Incisive Enterprise Simulator: Low-Power Verification at Warp Speed
Since your circuit always runs at low-power, your verification should too. To get that "always-on" low-power verification, Incisive Enterprise Simulator (IES) uniquely verifies low-power behaviors natively. In some cases that can result in tests   Read More »
Comments (0)
FSM Mnemonics Maps (Enums) in SimVision Using Verilog 1364
The mighty FSM – you first learned it when you were a young pup at University (some of you still are!) and you use it day in and day out today. Such a simple concept – I’m in a known state and I will either remain here or move to a new   Read More »
Comments (2)
View older posts »