Home > Community > Blogs > Bloggers > Rahul Deokar
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Blogger

Rahul Deokar



View Member Profile »
DAC 2010 – A “Coming Out” Party For 3D-IC Design
Overall, the 2010 Anaheim DAC was livelier than the years before. Customer and vendor faces were not long and serious, but more purposeful and forward-looking. The recent M&A activity also brought in some rays of sunshine. The EDA360 vision for the   Read More »
Comments (1)
EDP Symposium Uncovers an Inconvenient Truth with a Shot of 3D
Every April the leading edge of the leading edge of semiconductor industry meet at the Electronic Design Process (EDP) Symposium to address design problems that make design more difficult than it should be. This was my first visit and chance to rub shoulders   Read More »
Comments (5)
ST Microelectronics – A Fountain-head of Design Innovations
In my last blog, I asked all of you to send me your design innovations. Thanks for your over-whelming response…and keep the emails coming in. And what better way to start the New Year than to talk about ST Microelectronics and its innovations!   Read More »
Comments (0)
It’s the Season of Giving – Send Me Your Design Innovations!
In the last blog, I wrote about innovating your way out of recession with new designs that address new challenges/requirements in new ways…and how the new Encounter Digital Implementation System can help. To further assist you on that front, we   Read More »
Comments (0)
Innovate Your Way Out of Recession With the New Encounter!
It's official! The U.S. economy has been in a recession for the past year. And, the global credit crunch and economic recession has pulled the semiconductor industry down to the point of entering its eleventh recession. "I'm sorry it's   Read More »
Comments (0)
Need for dynamic IR drop analysis at floor and power planning stages?
Here is a question for all the power grid designers out there: Do you see the need to do quick early dynamic rail analysis during floor and power planning stages of our design? With introduction of the Cadence Encounter Power System today, Cadence First   Read More »
Comments (4)
Statistical Timing Analysis - Has its time arrived?
At 45nm chip designs, manufacturing and process control becomes increasingly difficult. Conventional static timing analysis (STA) has been a stock analysis algorithm for the design of digital circuits over the last 30 years. However, the increased variation   Read More »
Comments (0)
View older posts »