Home > Community > Blogs > Bloggers > Prabal Bhattacharya
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


Prabal Bhattacharya

I have been involved in the development of AMS Simulator for the past 11 years. Specific areas of AMS that interest me are functional verification, assertion in mixed-signal and mixed-signal verification challenges in low-power. I'm also intimately involved with software architecture and refactoring aspects of AMS.

View Member Profile »
DVCon 2012: Bringing Continuous Domain into SystemVerilog Covergroups
On the last day of February 2012, I presented a proposal at the DVCon 2012 Conference to extend SystemVerilog to support a real data type in coverpoint objects in order to facilitate mixed-signal verification for functional coverage. The paper, titled   Read More »
Comments (0)
M/S Technology on Tour Blog – Model Validation and Assertion Based Verification
In February 2011, I had the opportunity to meet a group of analog and mixed-signal design and verification engineers in Boston, Austin and Irvine as part of the Cadence Mixed-Signal Tech-on-Tour program . This was a revealing experience for me in many   Read More »
Comments (1)
View older posts »