The barriers to efficient System Level Design and Verification
By
Michael McNamara
on
July 13, 2008
The EDA industry been doing system level design and verification for years; we just haven't been doing it very well. Most all of us do hypothesize about what might be the ideal configuration of hardware and software to deliver our application in a
Read More »
Comments
(1)
|
|
View older posts
»
|