Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > Bloggers > Axel Scherer
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Blogger

Axel Scherer

Axel Scherer is a solutions architect at Cadence Design Systems in Massachusetts, leading the Incisive Product Expert Team for testbenches in general and the Universal Verification Methodology (UVM) in particular.

View Member Profile »
My First Internet of Things Device: Moving from a Manual to an Automated Process—Debug Analyzer vs. Simple Logging
Adopting the Internet of Things for home automation. Drawing a parallel to verification debug with Icisive Debug Analyzer   Read More »
Comments (0)
Expectations Versus Reality — How I Misjudged the Apple MacBook Pro Retina Display
The Retina display in the Apple MacBook Pro has much more value than I originally expected. As similar observation is being made about the Incisive debug Analyzer.   Read More »
Comments (6)
Resetting Your UVM SystemVerilog Environment in the Middle of a Test — Introducing the UVM Reset Package
A package to enable resetting a UVM environment in the middle of a test was contributed to Accellera. Its real world application will be presented at DVCon 2014 by Analog Devices.   Read More »
Comments (0)
Test Your Units Before Your Units Test You — Testing Your Testbench
Announcing a webinar and a DV Conpaper presentation on how to use unit testing in testbench development.   Read More »
Comments (0)
That Cowbell Must be Registered – Introducing the UVM SystemVerilog Register Layer Basics Video Series
Introduction of the new UVM Register Layer Basics video series for SystemVerilog (IEEE 1800)   Read More »
Comments (0)
Launch Time – Udacity CS348 Functional Hardware Verification Hits the Web Today, March 12, 2013
Udacity/Cadence MOOCs CS 348 course on Functional Hardware Verification will go live on Mar 12, 2013.   Read More »
Comments (0)
JBYOB (Just Bring Your Own Browser): Interactive Labs on Udacity CS348 Functional Hardware Verification – No Installation Required
Interactive coding in the web browser. Preview of the interactive features of Udacity CS348 Functional Hardware Verification course.   Read More »
Comments (0)
It’s Coming: Udacity CS348 Functional Hardware Verification Course Launches on March 12, 2013
Cadence' CS348 Functional Hardware Verification on Udacity.com will launch on Mar, 12, 2013.   Read More »
Comments (0)
Do you MOOC? Expanding Access to e (IEEE 1647) Verification Training Globally
Expansion of e IEEE1647 training access globally.   Read More »
Comments (0)
Speed of “Light” – My First iPhone 5 Impression
First impression. iPhone5 on launch day.   Read More »
Comments (5)
View older posts »