	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the PCB Design blog (individual posts).

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

PCB Design Community

Blog
Forum
Resources

	What's Good About AMS Data Precision Options? They’re in the 16.6 Release! By Gerald "Jerry" Grzenia on May 13, 2013 Just a brief blog today to introduce that 16.6 Allegro AMS Simulator (PSpice) now provides 64-bit data precision by default. This ensures a higher precision compared to the 32-bit data. For example, when a very small amplitude voltage is superimposed... Read more » Comments (0) Filed under: Allegro AMS, AMS, AMS simulation, AMS simulator, Cadence, Cadence Design Systems, design, Grzenia, OrCAD, OrCAD Capture, pspice

	What's Good About Capture’s Save Command? 16.6 Has a Few New Enhancements! By Gerald "Jerry" Grzenia on May 06, 2013 Just a quick blog this week to mention a couple productivity enahancements for Capture-CIS. The 16.6 Allegro Design Entry CIS ( Capture ) product has a few new enhancements for Saving designs. Read on for more details ... Save In the Hierarchy viewer... Read more » Comments (0) Filed under: Allegro, Allegro 16.6, Allegro Design Entry, Cadence Design Systems, Capture, Capture CIS, Capture-CIS, design, Design Entry, Design Entry CIS, Front-end PCB design, Grzenia, SPB

	Customer Support Recommended - Instance and Occurrence Modes of Design Annotation using OrCAD Capture By Naveen Konchada on May 02, 2013 Assigning reference designators for the schematic instances is a very vital part of the entire PCB flow. This can sometimes become very cumbersome, and in some cases users allocate a major portion of their time and effort to get the assignments correct... Read more » Comments (0) Filed under: "capture CIS", "PCB design", 16.01, 16.5, 16.6, application note, Appnote, Appnotes, Cadence, Capture, Capture CIS, Capture-CIS, hierarchical schematics, hierarchy, OrCAD, OrCAD Capture, PCB, PCB Capture, PCB design, Schematic

View older posts »

Visit the PCB Design and PCB SKILL Forum »

There are 263 guest(s) and 1 member(s) online:
Team SKILL

Most Active Users

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

Email

Share

Subscribe

Contact Us

PCB Design Community