Home > Community > Member Profile
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Cadence Member: About Adam Sherilog 

Adam Sherilog   | 1785 points
Chelmsford, MA
Member since: June, 2008
Bio I market the UVM, multi-language verification, and low-power simulator for Cadence, tapping 21 years of experience in verification and software engineering including roles in marketing, product management, applications engineering, and R&D. With eight consecutive Boston Marathons run on the Boston Children’s Hospital Marathon Team, I'm always ready to see who has the fastest verification on the planet!

Look for me in the 2014 Boston Marathon. Boston Stands As One.
Academic Background * MS EE from the University of Rochester, with research published in the IEEE Transactions on CAD
* BS EE and BA CS from SUNY Buffalo

Organization Affiliations Accellera VIP TSC Secretary Community Interests System Design and Verification
Functional Verification
Personal Interests Running/racing, hiking with my kids, biking Publications Blog:  Tweet: @SeeAdamRun
My Friends

New Incisive Low-Power Verification for CPF and IEEE 1801 / UPF
by Adam Sherilog


IBM and Cadence Collaboration Improves Verification Productivity
by Adam Sherilog


Your First Low-power Verification Project - Webinar
by Adam Sherilog