	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Functional Verification blog (individual posts).

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Functional Verification Community

Blog
Forum
Resources

	Incisive Performance Scales to Meet Advanced Node SoC Verification Requirements By Adam Sherer on January 30, 2012 Its’ all about RTL simulation. I mean gates. I mean turn-around-time. Project-level productivity. Mixed-signal. Low-power. UVM. And. And. And. … And the reality is that advanced node SoCs are so complex that it is truly about all of these... Read more » Comments (0) Filed under: Functional Verification, Low Power, Simulation acceleration, IES, Incisive Enterprise Simulator (IES), DVcon, IES-XL, Incisive, Mixed-Signal, Low-power, uvm, testbench, whitepaper, simulation, assertion-based verification, 20nm, Incisive Enterprise Simulator, gate level, gate-level, verification speed, Incisive performance, simulation speed

	Video Killed The Reference Manual Star By Team Verify on January 26, 2012 [Preface: recall the melody of the Buggles' 1979 hit " Video Killed the Radio Star " as you read the following] Q: What is your favorite pastime? A: Reading reference manuals! No? Really? OK -- with all due respect to our Tech Pubs team... Read more » Comments (4) Filed under: Functional Verification, Formal Analysis, metric driven verification (MDV), PSL, SVA, ABV, MDV, IEV, formal, IFV, assertions, ABVIP, simulation, formal verification, assertion-based verification, videos, Assertion-Driven Simulation, YouTube, Axel Scherer

	UVM: "Everything that Can be Invented Has Been Invented" Not True! By Adam Sherer on January 26, 2012 Much like Charles Duell's famous 1899 quote**, the notion that the Universal Verification Methodology ( UVM ) is the be-all and end-all of verification methodology is an urban legend. The new Advanced Verification Topics book dispells this myth with... Read more » Comments (0) Filed under: Functional Verification, SystemVerilog, IES, multi-language, Incisive, MDV, Mixed Signal, Mixed-Signal, Low-power, VMM, uvm, Acellera VIP TSC, 20nm, UVM-MS, UVM e

View older posts »

Visit the Functional Verification forum »

There are 46 guest(s) and 0 member(s) online:

Most Active Users

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

Share

Subscribe

Contact Us

Functional Verification Community