Home > Community > Forums > Functional Verification > Introducing your Forum Moderators, Stylianos Diamantidis (stelix) and Akiva Michelson (Akiva)

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Introducing your Forum Moderators, Stylianos Diamantidis (stelix) and Akiva Michelson (Akiva) 

Last post Tue, Feb 7 2006 12:13 PM by archive. 0 replies.
Started by archive 07 Feb 2006 12:13 PM. Topic has 0 replies and 1868 views
Page 1 of 1 (1 items)
Sort Posts:
  • Tue, Feb 7 2006 12:13 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Introducing your Forum Moderators, Stylianos Diamantidis (stelix) and Akiva Michelson (Akiva) Reply

    Stylianos Diamantidis from Globetech Solutions (user name stelix) and Akiva Michelson from Ace Verification (user name Akiva) will be managing this forum as your moderators on issues concerning verification planning and management. Stylianos and Akiva will be promoting forum discussions through posts on modern planning challenges and approaches, as well as ensuring your questions are answered in a timely manner.

    Help Stylianos and Akiva make this a useful forum by adding your insights and expertise.

    Stylianos Diamantidis biography:
    Stylianos Diamantidis is the Managing Director of Globetech Solutions. Prior to co-founding Globetech Solutions, Stylianos managed SGI’s systems diagnostics group, spanning across servers, supercomputers, and high-end graphics product lines. His current areas of interest include advanced design verification methodologies, embedded systems, silicon test, debug and diagnosis. Stylianos holds a BEng from the University of Kent at Canterbury, UK and a MS in Electrical Engineering from Stanford University, USA.

    Akiva Michelson biography:
    Mr. Michelson, CTO of Ace Verification, has specialized in functional verification of HDL designs for the past nine years. During that time, he developed breakthrough methods for design and execution of verification projects with high quality, in a timely and predictable schedule. His experience verifying over a dozen projects in Digital Semiconductor (1996-1998) and Intel Corporation (1998-2004) has allowed him to design, collect and improve verification patterns which are used by many designs around the world. He lives in Israel with his wife and four children.


    Originally posted in cdnusers.org by Administrator
    • Post Points: 0
Page 1 of 1 (1 items)
Sort Posts:
Started by archive at 07 Feb 2006 12:13 PM. Topic has 0 replies.