Home > Community > Forums > Functional Verification > SC and SV simulation example?

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 SC and SV simulation example? 

Last post Wed, Jun 6 2007 2:13 AM by archive. 0 replies.
Started by archive 06 Jun 2007 02:13 AM. Topic has 0 replies and 893 views
Page 1 of 1 (1 items)
Sort Posts:
  • Wed, Jun 6 2007 2:13 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,950
    SC and SV simulation example? Reply

    Hi Cadence,

    I heard from a Cadence AE that IUS61 support SV and SC communication.

    I searched SC example directory but found nothing about SV/SC example.

     

    I search here,

    /cad/cadence/IUS61-s003/lnx86/tools/systemc/examples/systemc_vlog

     

    Is it the right place I search?

     

    Thanks!

     

    --

    Best regards,
    Davy


    Originally posted in cdnusers.org by davyzhu
    • Post Points: 0
Page 1 of 1 (1 items)
Sort Posts:
Started by archive at 06 Jun 2007 02:13 AM. Topic has 0 replies.