I have declared a data member as reg.
when i use it in an assign statement, I am supposed to get an error.Now
1. If i use the +sv switch i am not getting an error.
2. its showing an error if i do not use the +sv switch,which is as expected.
I am using cadence IUS58, please clarify on this.
Originally posted in cdnusers.org by mssajwan