Hi Amir:Originally posted in cdnusers.org by binju
I have used IFV with a clock divider logic before. It works out quite well for me. I remember what we have done with that module was to check based on certain control signals, output clock should be divided down accordingly. The assertions are like given the control, for how many rising edge of the input clock, you are expecting a rising edge of the divided down clock. For us, all assertions got proven within minutes. However in general, the performance depends on how big your divider logic is.