Home > Community > Forums > PCB SKILL > Schematic Checking?

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Schematic Checking? 

Last post Wed, Jul 5 2006 6:11 AM by archive. 2 replies.
Started by archive 05 Jul 2006 06:11 AM. Topic has 2 replies and 1489 views
Page 1 of 1 (3 items)
Sort Posts:
  • Wed, Jul 5 2006 6:11 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Schematic Checking? Reply

    Hi, First post on here. Im in the latter stages of a new design (first one on conceptHDL). I previously used PADS and an engineer that has since left generated some VBscripts to check schematic naming, net loads etc. Im looking to duplicate this in ConceptHDL (basically some additions in connectivity checking to the Electrical Rules Check). The kind of things Id like to do are as follows:

    Run a script(s) that will drop a report file out telling me :

    1) Net names that are only on one page of a design including net name and page reference.
    2) Bus loading - I would like to be told what the number of nets is hanging off each bit in a bus?
    3) Something to spot typos - where two net names are similar but say two characters are different?
    4) Something to go through all the components in my schematic and where there is a property called 'FITTED' set the 'Value' to 'Visible' ?

    I may be after the moon on a stick here but any help or pointers as to how go about this would be good.

    Thanks,
    Neil.


    Originally posted in cdnusers.org by le mac
    • Post Points: 0
  • Sat, Jul 8 2006 1:02 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Schematic Checking? Reply

    once you packaged the design (export physical) all the information is available in the packaged folder files ( pstx*.dat).
    It requires to parse those textfiles but you can extract all such info from there i.e. using an Perl script which can run in Windows and Linux. This would solve 1,2 and 3.

    For item 4 you could write an backannotation script or an script/skill inside ConceptHDL
    script:
    set next a
    find "fitted*"
    disp value a

    Tobias


    Originally posted in cdnusers.org by tschirmer
    • Post Points: 0
  • Thu, Nov 22 2007 7:34 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Schematic Checking? Reply

    Hi,

    Can you confirm, whether you could accomplish any of the schematic checking?...Will you please share the techniques you followed?

    Thanks,
    Karthik


    Originally posted in cdnusers.org by l_karthik
    • Post Points: 0
Page 1 of 1 (3 items)
Sort Posts:
Started by archive at 05 Jul 2006 06:11 AM. Topic has 2 replies.