Home > Community > Forums > PCB Design > Layout jumper

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Layout jumper 

Last post Wed, Sep 12 2007 6:18 AM by archive. 10 replies.
Started by archive 12 Sep 2007 06:18 AM. Topic has 10 replies and 1722 views
Page 1 of 1 (11 items)
Sort Posts:
  • Wed, Sep 12 2007 6:18 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Layout jumper Reply

    Hi All,

     

    I have design a single side PCB on Allegro 15.7. Some times it was necessary to implement a SMD Jumper for jumping over other signals. I have place this jumpers on the schematic (design entry CIS) and connected bode pins of the jumper to the same signal.

    It works, but I have a small cosmetic problem, for each jumper I placed, I get on the Layout guide (open connection).

    Does some one know if there is a possibility to design a library symbol with two pins that can be automatically connected to the same potential?

     

    Thanks in advance

     

    Gustavo


    Originally posted in cdnusers.org by Gustavo Linde
    • Post Points: 0
  • Wed, Sep 12 2007 9:37 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    Yes, this can be done. Select the part > right click > Edit Part > select the pin and change it's type to 'Power' - a power type pin is (automatically) connected to the net where in the net name is same as the (power) pin name.


    Originally posted in cdnusers.org by khurana
    • Post Points: 0
  • Wed, Sep 12 2007 10:10 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    Use a zero ohm resistor

    ~Richard


    Originally posted in cdnusers.org by Richard V
    • Post Points: 0
  • Thu, Sep 13 2007 12:32 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    Thanks for the responses,

    A zero ohm resistor has the same problem; each end of the component will be connected to a different net. So that it is not possible to connect both pins to the same net as example GND or so on.

    I will try to define the pins as power pins.

    Gustavo


    Originally posted in cdnusers.org by Gustavo Linde
    • Post Points: 0
  • Thu, Sep 13 2007 1:33 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    I had tried to change the pin type to power pin. For the schematic it is clear, but on the layout I always get a ratsnet on between both pins. The result is the same as using a zero ohm resistor.

    Gustavo


    Originally posted in cdnusers.org by Gustavo Linde
    • Post Points: 0
  • Thu, Sep 13 2007 2:37 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    That is a snapshot of the layout, were you can see the ratsnets. The PCB is functional routed by 100%. The big risk is the possibility to overlook really open connections.  


    Originally posted in cdnusers.org by Gustavo Linde
    • Post Points: 0
  • Fri, Sep 14 2007 2:29 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    Not sure if this will help but you can add net short property for the part pins in OrCAD Capture. The name of the property is NET_SHORT and the value is the name of the two nets separated by colon i.e. GND:AGND. Let us know if this works for you? Oh, and make sure that this property gets included in the netlist by adding the property (name) in the netprops section of allegro.cfg when generating the Allegro netlist. I think you can also add the property on to a pin in Allegro.


    Originally posted in cdnusers.org by khurana
    • Post Points: 0
  • Mon, Sep 17 2007 1:53 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    Thanks for the sugestion,

     

    The NET_SHORT property is not what I need. This property works very fine if you need a star point (i.e. AGND:DGND) so it is possible to connect both signals to the same pin without DRC problem, but it dos not work with a jumper (zero ohm resistor) which both terminals are connected to the same net

     

    Regards

    Gustavo


    Originally posted in cdnusers.org by Gustavo Linde
    • Post Points: 0
  • Mon, Sep 17 2007 2:05 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    Try the "No"RAT" property and see if it is what you are wanting.

    Best regards,
    Kishore


    Originally posted in cdnusers.org by kishore
    • Post Points: 0
  • Mon, Sep 17 2007 2:06 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    I mean "NO_RAT"


    Originally posted in cdnusers.org by kishore
    • Post Points: 0
  • Mon, Sep 17 2007 4:45 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Layout jumper Reply

    Hi,

     

    Thanks for that input, the NO_RAT function is applicable always to the entire net. Do you know if there is a possibility to use these function for a component only?

    For the moment it seems to be an applicable solution before I do the post process.


    Thanks

    Gustavo


    Originally posted in cdnusers.org by Gustavo Linde
    • Post Points: 0
Page 1 of 1 (11 items)
Sort Posts:
Started by archive at 12 Sep 2007 06:18 AM. Topic has 10 replies.