Home > Community > Forums > PCB Design > TestPrep in 15.5.1

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 TestPrep in 15.5.1 

Last post Fri, Aug 18 2006 12:54 PM by archive. 1 replies.
Started by archive 18 Aug 2006 12:54 PM. Topic has 1 replies and 541 views
Page 1 of 1 (2 items)
Sort Posts:
  • Fri, Aug 18 2006 12:54 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    TestPrep in 15.5.1 Reply

    Hi All,

        I have a board that is backwards the major components are on the bottom side so we want to do the ICT test from the top of the board. When we change the methodology layer to the top and  the restriction of allow under componenet to bottom layer only then put in our padstacks for pins which is a top side pad of 35 and for vias it is a 12 drill 35 pad on the top side 24 pad on all other layers except planes and masks.  The minimum pad size is set to 30 whenwe go to close the form it states that pad size is too small for vias and pins and will not close the form. I have done this on other designs in 15.5.1 oh yeah we are on 15.5.1  S051, so it has got to be something stupid here.

    What have when done wrong is there some other setting or env variable that needs t be turned on to allow this to happen.

    Thanks all in advance


    Originally posted in cdnusers.org by CTMusetti
    • Post Points: 0
  • Sat, Aug 19 2006 10:23 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: TestPrep in 15.5.1 Reply

    Carl,

    Which form is stating that the pad size is too small upon closing it ?
    It generates a warning when you attempt to enter a testpoint padstack
    which does not meet the minimum test pad size and leaves the field blank
    even before closing the form. So I am unable to recreate what you are seeing.

    Also I found something a little confusing.. You stated that you are setting
    the Allow Under Component to Bottom Layer Only when your testpoints
    are being added on the Top Layer so this setting should not have any effect.
    Maybe I misunderstand how the Allow Under Component setting actually
    works but I always thought that it was to prevent testpoints from being placed
    under components on the test side of the board. Can you explain it to me so
    I am clear on how it works ?

    Mike Catrambone
    UTStarcom, Inc.


    Originally posted in cdnusers.org by mcatramb91
    • Post Points: 0
Page 1 of 1 (2 items)
Sort Posts:
Started by archive at 18 Aug 2006 12:54 PM. Topic has 1 replies.