Home > Community > Forums > PCB Design > Verifying schedule

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Verifying schedule 

Last post Tue, May 24 2005 9:32 AM by archive. 1 replies.
Started by archive 24 May 2005 09:32 AM. Topic has 1 replies and 582 views
Page 1 of 1 (2 items)
Sort Posts:
  • Tue, May 24 2005 9:32 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Verifying schedule Reply

    Hello,

    Does anybody have any luck scheduling xnets in an ECset and then have them verify in CM? I have derived an ECset from one xnet and applied it to that net, yet the schedule results in the wiring tab say that the xnet does not verify. This just does not seem right. If I create an ECset from an xnet, then it sure ought to at least verify the schedule at a minimum.


    Originally posted in cdnusers.org by steffenh
    • Post Points: 0
  • Tue, May 24 2005 11:20 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Verifying schedule Reply

    It does verify the schedule so something must not match your topology. One thing to look for is if you have stubs in your design, but no stub length defined in the ECset. That will cause this message.


    Originally posted in cdnusers.org by Padmin
    • Post Points: 0
Page 1 of 1 (2 items)
Sort Posts:
Started by archive at 24 May 2005 09:32 AM. Topic has 1 replies.