Home > Community > Forums > PCB Design > Via on SMT pin DRC

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Via on SMT pin DRC 

Last post Wed, Mar 16 2005 1:01 AM by archive. 6 replies.
Started by archive 16 Mar 2005 01:01 AM. Topic has 6 replies and 1456 views
Page 1 of 1 (7 items)
Sort Posts:
  • Wed, Mar 16 2005 1:01 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Via on SMT pin DRC Reply

    Same net DRC off. How could we avoid that via on pin problem. Or how could we identify the DRC.


    Originally posted in cdnusers.org by Vignesh
    • Post Points: 0
  • Wed, Mar 16 2005 6:47 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Via on SMT pin DRC Reply

    Under your Physical Rules, ""Set DRC modes..."" button, make sure ""Pad/Pad direct connect"" is set to ""Always"". Then under Physical Rules, ""Set values..."" button, make sure your ""Pad/pad direct connect"" is set to ""Not Allowed"". This will flag a DRC when the via is within the SMT padstack. If you have same net checking turned on, your via - pin spacing constraint will apply.

    You may want to look at SourceLink solution 11165996 for more info. I hope this helps.


    Originally posted in cdnusers.org by Padmin
    • Post Points: 0
  • Wed, Mar 16 2005 10:05 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Via on SMT pin DRC Reply

    No Its not Applicable to my query.
    I have set the, Same Net DRC ""off"". If I route with a via on a SMT pin , it should show DRC. How can I achevie this.


    Originally posted in cdnusers.org by Vignesh
    • Post Points: 0
  • Thu, Mar 17 2005 6:02 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Via on SMT pin DRC Reply

    Just to make sure... Please verify:

    1)
    Under your Physical Rules, ""Set DRC modes..."" button, you have ""Pad/Pad direct connect"" set to ""Always"" for the 'proper' constraint set?

    2)
    Under Physical Rules, ""Set values..."" button, you have ""Pad/pad direct connect"" set to ""Not Allowed"" for the 'proper' constraint set?

    If so, it would probably be best to open a Service Request with Cadence Support to look at your design.


    Originally posted in cdnusers.org by Padmin
    • Post Points: 0
  • Thu, Mar 17 2005 5:37 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Via on SMT pin DRC Reply

    Thanks I will get support from Cadence


    Originally posted in cdnusers.org by Vignesh
    • Post Points: 0
  • Mon, May 1 2006 9:49 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Via on SMT pin DRC Reply

    I have a similar issue. I have added my via so it is just about
    tangent to the smt pad. It actually overlaps the smt pad by a
    bit. Is there a way to have allegro not drc?


    Originally posted in cdnusers.org by Norm
    • Post Points: 0
  • Wed, May 17 2006 11:41 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Via on SMT pin DRC Reply

    If you are using 15.5.1 latest ISR, try going to Keyboard Commands and look for a command called "via_checks_report" and see if this will help identify your issues.


    Originally posted in cdnusers.org by Boma
    • Post Points: 0
Page 1 of 1 (7 items)
Sort Posts:
Started by archive at 16 Mar 2005 01:01 AM. Topic has 6 replies.