Home > Community > Forums > PCB Design > SI analysis report

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 SI analysis report 

Last post Mon, May 21 2007 4:00 AM by archive. 4 replies.
Started by archive 21 May 2007 04:00 AM. Topic has 4 replies and 730 views
Page 1 of 1 (5 items)
Sort Posts:
  • Mon, May 21 2007 4:00 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    SI analysis report Reply

    Hey all,

    In my design i am having Processor(mpc7457) to L3_cache  interface  when i  did SI analysis for data signal from processor to L3_cache i.e when processor acts as driver and L3_cache as reciver the Noise margin is 642.53 mv and waveform looks like sine wave and when L3_cache   acts as driver and processor as a reciver the  Noise margin is 179.49mv.

    Here i am attaching waveforms of both the simulations with the name U29 i.e processor and U30 i.e L3_cache. i need clarification wheather the sine waveforms from  two configrations as explained above are acceptable or not .


    Originally posted in cdnusers.org by prashanthkumar.tm
    • Post Points: 0
  • Mon, May 21 2007 1:14 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: SI analysis report Reply

    can't see your attachment by some reasons.


    Originally posted in cdnusers.org by lwang
    • Post Points: 0
  • Mon, May 21 2007 8:57 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: SI analysis report Reply

    Hey all,

    In my design i am having Processor(mpc7457) to L3_cache  interface  when i  did SI analysis for data signal from processor to L3_cache i.e when processor acts as driver and L3_cache as reciver the Noise margin is 642.53 mv and waveform looks like sine wave and when L3_cache   acts as driver and processor as a reciver the  Noise margin is 179.49mv.

    Here i am attaching waveforms of both the simulations with the name U29 i.e processor and U30 i.e L3_cache. i need clarification wheather the sine waveforms from  two configrations as explained above are acceptable or not .


    Originally posted in cdnusers.org by prashanthkumar.tm
    • Post Points: 0
  • Tue, May 22 2007 5:03 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: SI analysis report Reply

    A sine wave is usually a sign that you are driving the buffer at a rate too fast for its edge rate to keep up. In your first figure, you have to determine if your set up and hold margins are acceptable. The U29-U30 looks OK but I can't tell you if you have enough timing margin. You might also want to run a PRBS to see what the eye looks like.


    Originally posted in cdnusers.org by Kalevi2
    • Post Points: 0
  • Mon, Jun 4 2007 4:02 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: SI analysis report Reply

    The effect of "too fast" according to edge rate exist also.
    But, why don't you low pass filter effect of trace which is modeled into low pass filter.
    The high frequency harmonics make wave be sqaure.

    Good luck.


    Originally posted in cdnusers.org by imsong
    • Post Points: 0
Page 1 of 1 (5 items)
Sort Posts:
Started by archive at 21 May 2007 04:00 AM. Topic has 4 replies.