Home > Community > Forums > PCB Design > Hspice in PCB SI- unable to simulate with MS and vias

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Hspice in PCB SI- unable to simulate with MS and vias 

Last post Wed, Feb 7 2007 5:49 AM by archive. 2 replies.
Started by archive 07 Feb 2007 05:49 AM. Topic has 2 replies and 888 views
Page 1 of 1 (3 items)
Sort Posts:
  • Wed, Feb 7 2007 5:49 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Hspice in PCB SI- unable to simulate with MS and vias Reply

    Hi,
    I am attempting to do Hspice simulations in PCBSi.
    I extracted the routed topology from Constraint Manager into SigXp and then replaced the tlsim models by hspice macro models.
    So my circuit is driven by cds stimdrvr, microstrip lines, vias and a few hspice input buffer models.
    When I run simulation it runs and generate the *lis file with warnings. Section of stdout is attached.
    However, if I transform the topology for Constraint manager, all my microstrips are changed to TL and vias are replaced by t-points. This time simulation runs successfully and I see the waveforms in sigwave.

    Q1. What does these warning means and how can i eliminate them?
    Q2. After transforming the topology how can I be sure that my circuit is intact and includes all RLC parameter of routed traces and vias?

    many thanks,
    Saad.

    *********************** stdout file contents below**********************
    Warnings and errors found in listing:

    area= 1.00 pj= 0. ikr= 0. amp
    expli= 0. amps explir= 0. amps jtun= 0. amps
    jtunsw= 0. amps ntun= 30.00

    **warning** 23:rll2a0w1000_l8a225w1250defined in subckt via_pc3-6400_rdi resistance limited to 1.000E-05
    .
    .
    **warning** 35:rll14an180w1250_l14a45w1250defined in subckt via_pc3-6400_rdi resistance limited to 1.000E-05

    **warning** 35:rll14an180w1250_l20an270w1000defined in subckt via_pc3-6400_rdi resistance limited to 1.000E-05

    **warning** 35:rll14a45w1250_l20an270w1000defined in subckt via_pc3-6400_rdi resistance limited to 1.000E-05

    HSPICE job main_gen.spc completed.
    Wed Feb 7 14:24:41 MET 2007


    Originally posted in cdnusers.org by Saad
    • Post Points: 0
  • Wed, Feb 7 2007 6:27 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Hspice in PCB SI- unable to simulate with MS and vias Reply

    It seems to be due to the minimum resistor value in HSpice. PCB SI field solver may give lower values. This should not effect your simulation results much.


    Originally posted in cdnusers.org by lwang
    • Post Points: 0
  • Wed, Feb 14 2007 5:53 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Hspice in PCB SI- unable to simulate with MS and vias Reply

    Q2 : You should choose right option to exact extraction to SigXP.
    You can't miss if you find the option in CMGR to extract, Options => Electrical CSet Extraction => Choose All @ CMGR

    Good Luck.


    Originally posted in cdnusers.org by imsong
    • Post Points: 0
Page 1 of 1 (3 items)
Sort Posts:
Started by archive at 07 Feb 2007 05:49 AM. Topic has 2 replies.