Hi Originally posted in cdnusers.org by dadi_matza
I know the theory of points of load on PCB.
They should be as close as possible to the CPU or FPGA and regulated without any interferences.
My question is that if it is acceptable to use power supply with the points of load on it.
I need to use 5V, 3.3V, 2.5V and 1.5V.
The 2.5 and 1.5 are the points of load, but I want to design them on the power supply as isolated power.
And route 10 inches long 1/4 width conductors for these powers and put few low ESR capacitors near the CPU/FPGA.
Is it acceptable?
Can I simulate this case?