Home > Community > Forums > PCB Design > si analysis for bus

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 si analysis for bus 

Last post Wed, Mar 9 2005 8:37 PM by archive. 3 replies.
Started by archive 09 Mar 2005 08:37 PM. Topic has 3 replies and 718 views
Page 1 of 1 (4 items)
Sort Posts:
  • Wed, Mar 9 2005 8:37 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,950
    si analysis for bus Reply

    hi,
    i have a situation that 4 DSP processor integrated in the board. how to analyis the bus integrity and what topology to fix and the termination .

    regards
    binu g


    Originally posted in cdnusers.org by binu_eda
    • Post Points: 0
  • Thu, Mar 10 2005 9:46 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,950
    RE: si analysis for bus Reply

    Binu,
    This is a pretty open ended question. Basically you need to get the model for the DSP, associate that model to the device on the board, then extract the net into SigXP where you can do a lot of "what if" simulations to help determine the proper termination schemes, topology structures like star, daisychain, ...

    All of this is covered in the training course available for Allegro PCB SI.

    There are also some pretty good material available on this forum in the form of movies that will help describe this as well. Refer to the movies
    Drawing Simulations at the Board Level
    and webinar
    Archived Webinar: Signal Integrity at the Electrical Engineer Level
    both of which can be found in the Movies and Webinars section.
    Regards,
    John Horner


    Originally posted in cdnusers.org by horner
    • Post Points: 0
  • Thu, Mar 10 2005 11:47 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,950
    RE: si analysis for bus Reply

    i get an error message

    "Electrical CSet "Link0" is invalid because :
    multiple parts are on the same node. all parts must be connected with T-lines
    Using SingXplorer to resolve."

    this is the error message i get, when i created a Electrical CSet with name "Link0" and tried to include the differential pair in this Electrical CSet.

    how i can resolve this.

    regards
    binu g


    Originally posted in cdnusers.org by binu_eda
    • Post Points: 0
  • Wed, May 11 2005 12:18 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,950
    RE: si analysis for bus Reply

    Binu,
    The message you have received is because the topology requires that active devices be connected with the tline object, and not directly connected together with the yellow connection lines. Look in the interconnect tab and add a Tline (or coupled tline for your diffpair) between the IC's.


    Originally posted in cdnusers.org by horner
    • Post Points: 0
Page 1 of 1 (4 items)
Sort Posts:
Started by archive at 09 Mar 2005 08:37 PM. Topic has 3 replies.