Home > Community > Forums > Custom IC Design > Error while extracting layout.

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Error while extracting layout. 

Last post Wed, Oct 18 2006 5:25 AM by archive. 4 replies.
Started by archive 18 Oct 2006 05:25 AM. Topic has 4 replies and 1895 views
Page 1 of 1 (6 items)
Sort Posts:
  • Wed, Oct 18 2006 5:25 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Error while extracting layout. Reply

    Dear all,

    I get an error when I am trying to extract a layout using Diva. The following is the error.

    "Errors exist in the rules file "/sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/DK_hcmos8d/divaEXT.rul".

    Could you please throw some light on where the problem could be. I am using HCMOS8D (0.18u tech) as is evident above.

    Thanks and Regards,
    Kamesh.


    Originally posted in cdnusers.org by kamesh419
    • Post Points: 0
  • Wed, Oct 18 2006 5:34 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Error while extracting layout. Reply

    and by the way I am using cadence 5.0.33.500.3.41


    Originally posted in cdnusers.org by kamesh419
    • Post Points: 0
  • Wed, Oct 18 2006 5:37 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Error while extracting layout. Reply

    I would expect there would be some more detailed errors shown - probably above this. That one error message reveals nothing!

    Andrew.


    Originally posted in cdnusers.org by adbeckett
    • Post Points: 0
  • Wed, Oct 18 2006 6:03 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Error while extracting layout. Reply

    I am sorry about that andrew. Yes there were other errors. The following is the grep from log file.

    Extraction started at Wed Oct 18 14:57:13 2006

    Assuring hierarchy instantiation for:
    library: TestBench_kamva881
    cell: sramcell_test
    view: layout
    Rules source is a simple file.
    Rules path is /sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/DK_hcmos8d/divaEXT
    .rul.
    Inclusion limit is set to 1000.
    Parsing drcExtractRules of "/sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/DK_h
    cmos8d/divaEXT.rul"...
    warn: Layer Purpose pair ("contact" "markerR") does not exist in the tech file.
    contactR = geomGetPurpose("contact" "markerR")
    warn: Layer Purpose pair ("v1" "markerR") does not exist in the tech file.
    vi1R = geomGetPurpose("v1" "markerR")
    warn: Layer Purpose pair ("v2" "markerR") does not exist in the tech file.
    vi2R = geomGetPurpose("v2" "markerR")
    warn: Layer Purpose pair ("v3" "markerR") does not exist in the tech file.
    vi3R = geomGetPurpose("v3" "markerR")
    warn: Layer Purpose pair ("v4" "markerR") does not exist in the tech file.
    vi4R = geomGetPurpose("v4" "markerR")
    error: Layer cp1nwC is not a device recognition layer.
    attachParasitic(nc1 "nc1" cp1nwC)
    error: Layer cp1nwC is not a device recognition layer.
    attachParasitic(nc2 "nc2" cp1nwC)
    info: If short location check is desired later on, check the saveInterconnect
    statement for correctness:
    Interconnect layer mim5, epict, epitie, ndifct, pdifct, dpct, dnct, pstrct, nstrct
    , subct, subtie not saved.
    Interconnect layers merged on save: lilint, lilctp, lilcta.
    Interconnect layers merged on save: pstrap, dpter, pdifsi.
    Interconnect layers merged on save: nstrap, dnter, ndifsi, sali.
    Interconnect layers merged on save: vimim5c, vi5c.

    Errors exist in the rules file "/sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/
    DK_hcmos8d/divaEXT.rul".
    Verification program terminated.


    Originally posted in cdnusers.org by kamesh419
    • Post Points: 0
  • Wed, Oct 18 2006 6:04 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Error while extracting layout. Reply

    I am sorry about that andrew. Yes there were other errors. The following is the grep from log file.

    Extraction started at Wed Oct 18 14:57:13 2006

    Assuring hierarchy instantiation for:
    library: TestBench_kamva881
    cell: sramcell_test
    view: layout
    Rules source is a simple file.
    Rules path is /sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/DK_hcmos8d/divaEXT.rul.
    Inclusion limit is set to 1000.
    Parsing drcExtractRules of "/sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/DK_hcmos8d/divaEXT.rul"...
    warn: Layer Purpose pair ("contact" "markerR") does not exist in the tech file.
    contactR = geomGetPurpose("contact" "markerR")
    warn: Layer Purpose pair ("v1" "markerR") does not exist in the tech file.
    vi1R = geomGetPurpose("v1" "markerR")
    warn: Layer Purpose pair ("v2" "markerR") does not exist in the tech file.
    vi2R = geomGetPurpose("v2" "markerR")
    warn: Layer Purpose pair ("v3" "markerR") does not exist in the tech file.
    vi3R = geomGetPurpose("v3" "markerR")
    warn: Layer Purpose pair ("v4" "markerR") does not exist in the tech file.
    vi4R = geomGetPurpose("v4" "markerR")
    error: Layer cp1nwC is not a device recognition layer.
    attachParasitic(nc1 "nc1" cp1nwC)
    error: Layer cp1nwC is not a device recognition layer.
    attachParasitic(nc2 "nc2" cp1nwC)
    info: If short location check is desired later on, check the saveInterconnect statement for correctness:
    Interconnect layer mim5, epict, epitie, ndifct, pdifct, dpct, dnct, pstrct, nstrct, subct, subtie not saved.
    Interconnect layers merged on save: lilint, lilctp, lilcta.
    Interconnect layers merged on save: pstrap, dpter, pdifsi.
    Interconnect layers merged on save: nstrap, dnter, ndifsi, sali.
    Interconnect layers merged on save: vimim5c, vi5c.

    Errors exist in the rules file "/sw/cadence/libraries/HCMOS8D//DK_hcmos8d_4.0/Opus/
    DK_hcmos8d/divaEXT.rul".
    Verification program terminated.



    Regards
    Kamesh.


    Originally posted in cdnusers.org by kamesh419
    • Post Points: 0
  • Wed, Oct 18 2006 6:25 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Error while extracting layout. Reply

    Well, that suggests two things:

    1. Your tech file doesn't match the rule file, since there are warnings about the layer purpose pairs being missing.
    2. It is trying to attach parasitics to a device, which has not been extracted. Perhaps you have to turn on some switch to extract the
    devices found with cp1nwC as the recognition layer.

    You may be able to look through the Diva rules file to see if cp1nwC is being used as part of an extractDevice() type statement.

    However, the simplest thing is probably to ask whoever supplied the Design Kit for support. Have you read the documentation that comes with the design kit? (I assume there is some).

    Regards,

    Andrew.


    Originally posted in cdnusers.org by adbeckett
    • Post Points: 0
Page 1 of 1 (6 items)
Sort Posts:
Started by archive at 18 Oct 2006 05:25 AM. Topic has 4 replies.