Home > Community > Forums > Custom IC Design > initial condition in spectre verilog simulator

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 initial condition in spectre verilog simulator 

Last post Sat, Jan 19 2008 11:10 AM by archive. 2 replies.
Started by archive 19 Jan 2008 11:10 AM. Topic has 2 replies and 1908 views
Page 1 of 1 (3 items)
Sort Posts:
  • Sat, Jan 19 2008 11:10 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    initial condition in spectre verilog simulator Reply

    hi

    I have a memory design which is 32X32 cell in size and i need to initialize each cell to a value. i.e. around 2048 (1024 bit +1024 bitbar) nodes.

    So is there any way other than using Simulation>converegnce aid > initial condition in the analog environment, like using a script or something else which makes the job easier.

    thanks,
    Siddharth


    Originally posted in cdnusers.org by siddharth
    • Post Points: 0
  • Mon, Jan 21 2008 1:33 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: initial condition in spectre verilog simulator Reply

    You can create an include file using the "ic" statement (see "spectre -h ic") and then reference this through the Setup->Model Libraries form in ADE.

    Regards,

    Andrew.


    Originally posted in cdnusers.org by adbeckett
    • Post Points: 0
  • Tue, Jan 22 2008 12:30 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: initial condition in spectre verilog simulator Reply

    thank you ....


    Originally posted in cdnusers.org by siddharth
    • Post Points: 0
Page 1 of 1 (3 items)
Sort Posts:
Started by archive at 19 Jan 2008 11:10 AM. Topic has 2 replies.