Home > Community > Forums > PCB Design > How to make FPGA symbol for schematic

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 How to make FPGA symbol for schematic 

Last post Fri, Mar 7 2014 8:20 AM by VincentS. 6 replies.
Started by Leeya 03 Mar 2014 03:25 PM. Topic has 6 replies and 871 views
Page 1 of 1 (7 items)
Sort Posts:
  • Mon, Mar 3 2014 3:25 PM

    • Leeya
    • Top 150 Contributor
    • Joined on Mon, Aug 26 2013
    • Posts 49
    • Points 860
    How to make FPGA symbol for schematic Reply

    Hi, I saw people make schematic symbol for a complex FPGA(almost 400 pins), and that schematic break one FPGA into many different pages. Like bank1 at the first page, bank 2 at the second page,etc.How to build a multi symbols FPGA?

    Thanks 

    • Post Points: 35
  • Mon, Mar 3 2014 8:16 PM

    • redwire
    • Top 10 Contributor
    • Joined on Thu, Jul 17 2008
    • Allen, TX
    • Posts 878
    • Points 13,525
    Re: How to make FPGA symbol for schematic Reply

     Go with what works best for your design flow.  I have found that it is useful in many circumstances to make a separate symbol for each bank and include the VCC/GND for that bank in that block.  More than 50-75 pins per block can be cumbersome on a schematic unless you have some grouped busses for example.

     

    The first thing I do is convert the datasheet pinlist to a text file using Adobe or some PDF reader.  In some circumstances the FPGA vendor will supply an Excel pinlist -- just ask.

    Once you have the pinlist you can quickly use the OrCAD spreadsheet editor to place the pins in each block.  You want to have heterogenous part selected and predetermine how many blocks you want.  In the spreadsheet editor you can choose which block the pin goes and what type of pin it is (input, output, bidir, 3state).

    Once the spreadsheet is completed you can review the symbols and move pins as required for better schematic connectivity.

     Think about how to manage pinswapping in the future --- that is a very powerful and necessary feature of FPGAs.  Read up on that.

    Hope that starts you off.

    • Post Points: 35
  • Mon, Mar 3 2014 8:55 PM

    • Leeya
    • Top 150 Contributor
    • Joined on Mon, Aug 26 2013
    • Posts 49
    • Points 860
    Re: How to make FPGA symbol for schematic Reply

    Hi Redwire,

    That really helpful~~Thank you so much.

    Last Friday, I did a hand typing a 96 pins BGA. It take me a few hours and many typing errors~~

    This is very very very good idea

    Thanks 

    • Post Points: 5
  • Tue, Mar 4 2014 7:09 AM

    • VincentS
    • Top 500 Contributor
    • Joined on Mon, Feb 8 2010
    • _, CT
    • Posts 34
    • Points 380
    Re: How to make FPGA symbol for schematic Reply

    Leeya,

     

    I do my FPGAs the same way as redwire except I put all the power and gnds in a power section to unclutter the signal sections. It is a good way to do symbols for FPGAs.

     

    Good luck.

     

    • Post Points: 20
  • Tue, Mar 4 2014 7:29 PM

    • redwire
    • Top 10 Contributor
    • Joined on Thu, Jul 17 2008
    • Allen, TX
    • Posts 878
    • Points 13,525
    Re: How to make FPGA symbol for schematic Reply

    VincentS:

    I do my FPGAs the same way as redwire except I put all the power and gnds in a power section to unclutter the signal sections. It is a good way to do symbols for FPGAs.


    I have found that for multi-voltage parts such as Xilinx and Altera by placing the associated voltage / gnd pins for *that* bank with the IO pins helps to remind the design engineer (me in most cases) to put the proper voltage on that bank.  If you are dealing with a common voltage part then yes, I too have a block of vcc/gnd/vccio on a separate symbol.

     

    • Post Points: 20
  • Thu, Mar 6 2014 11:42 PM

    Re: How to make FPGA symbol for schematic Reply

    The only time I manually type in pin names is on something with fewer than 6 pins.

     Check out the EDABuilder app from EMA-EDA.

    Zero retyping... From either the Altera BSM file or a spreadsheet.

    Extracted the pinmap for Intel's 2011-pin Pentium package recently from their datasheet PDF.

    And, their footprint builder rocks too.  

    Only thing easier is to let the Cadence FPGA planner dynamically manage pin assignments.

    Safer to split the FPGA up by banks and include the pin-driver power of that bank. If you're dealing with a mix of 1.8v, 2.5v, and 3.3v logic, prevents goofs.

     

    • Post Points: 5
  • Fri, Mar 7 2014 8:20 AM

    • VincentS
    • Top 500 Contributor
    • Joined on Mon, Feb 8 2010
    • _, CT
    • Posts 34
    • Points 380
    Re: How to make FPGA symbol for schematic Reply

    Good point redwire, I may recondider how I do power for FPGAs.

    • Post Points: 5
Page 1 of 1 (7 items)
Sort Posts:
Started by Leeya at 03 Mar 2014 03:25 PM. Topic has 6 replies.