Home > Community > Forums > Functional Verification > Whats the difference between IES and IUS in cadence?

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Whats the difference between IES and IUS in cadence? 

Last post Wed, Feb 5 2014 10:43 PM by aflex. 1 replies.
Started by Prabhu I 22 Jan 2014 11:31 PM. Topic has 1 replies and 3621 views
Page 1 of 1 (2 items)
Sort Posts:
  • Wed, Jan 22 2014 11:31 PM

    • Prabhu I
    • Not Ranked
    • Joined on Wed, Jan 22 2014
    • Posts 1
    • Points 20
    Whats the difference between IES and IUS in cadence? Reply

    Hi All,

    I am new to Cadence simulator tools. Can someone please let me know the difference between the IUS(Incisive Unified Simulator) and IES(Incisive Enterprise Simulator)? Are there any difference in the features supported?

    Thanks and Regards,

    Prabhu Ilangovan

    • Post Points: 20
  • Wed, Feb 5 2014 10:43 PM

    • aflex
    • Not Ranked
    • Joined on Thu, Nov 28 2013
    • Santa Ana, CA
    • Posts 10
    • Points 180
    Re: Whats the difference between IES and IUS in cadence? Reply
    cadence IES is considered to be one of the most considered tool to automates testbench generation, design verification and analysis from the system level to the gate level. 

    Cadence IUS allows to perform behavioral simulation on Verilog and VHDL code.
     
    PCB Manufacturing & Designing
    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by Prabhu I at 22 Jan 2014 11:31 PM. Topic has 1 replies.