Home > Community > Forums > Logic Design > Instance name mismatch between .v and .sdf writen from RTL compiler

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Instance name mismatch between .v and .sdf writen from RTL compiler 

Last post Mon, Dec 23 2013 7:32 AM by zczc999. 0 replies.
Started by zczc999 23 Dec 2013 07:32 AM. Topic has 0 replies and 4852 views
Page 1 of 1 (1 items)
Sort Posts:
  • Mon, Dec 23 2013 7:32 AM

    • zczc999
    • Not Ranked
    • Joined on Mon, Dec 23 2013
    • Posts 2
    • Points 25
    Instance name mismatch between .v and .sdf writen from RTL compiler Reply

    Hi,

    I encountered a problem when I want to do simulation of the netlist after synthesis.  After I included $sdf_annotate in initial block and then elaborate.Many warning appears, like "W, SDFINF:instance w_ctr.wbin_reg\[2\2] not found at scope level <top-level. <./fifo.sdf, line12993>". It seems that the names of the instances are different in .v and .sdf. 

     in .v,  it is (INSTANCE w_ctr\.wbin_reg\[2\]),

    but in .sdf, it defines as  df2sqpd \wbin_reg[2] (......);

    I changed one of the name of instances to be the same, and then the warning of this instance disappers in elaborator. But I can't change all of them mannually, I don't want to do it by script neither, because I think there should be some configurations to fix this.

    Could you help me with this??

     Any reply is appreciated. Thank you!

    Filed under:
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by zczc999 at 23 Dec 2013 07:32 AM. Topic has 0 replies.